

Trigger Cost & Schedule

Wesley Smith, *U. Wisconsin* CMS Trigger Project Manager


DOE/NSF Review May 9, 2001



Baseline L4 Trigger Costs

From April '00 Review








Calorimeter Trig. Costs at L5

(April 2000 numbers)




- Backplane parts costs properly included (+ \$88K)
- Additional Prototype Cycle for Serial Link for new Vitesse chip (+ \$110K)
- Extra manpower for delayed installation (+ \$100K)



Muon Trigger Costs at L5

(April 2000 numbers)



Changes since April 2000 Review

- Add design/prototyping of new FPGAs, Optical Links, Backplane (+ \$140K)
- Add new task for interface to DAQ (+ \$31K)
- Extra manpower for delayed installation (+ \$100K)



Cost & Schedule Performance

Important revisions result in an improved system


- Muon Trigger
 - Combination of Sector Receiver & Processor into one card
 - Elimination of crate interconnects
 - Reduction of 6 full crates to one full crate
 - 3 high bandwidth compact links per three muons
 - Faster Backplane technology (GTLP instead of Ch. Links)
- Calorimeter Trigger
 - Use of more reliable & stable Vitesse link technology

Consequences for schedule

- Developments at the expense of schedule for now
- Will speed schedule in future
 - More compact muon trigger -- less to design, build & debug
 - More stable links -- easier to integrate and test




Cost/Schedule Performance



	Oct-99	Nov-99	Dec-99	Jan-00	Feb-00	Mar-00	Apr-00	May-00	Jun-00	Jul-00	Aug-00	Sep-00	Oct-00	Nov-00	Dec-00	Jan-01	Feb-01	Mar-01
BCWS (Budget)	2E+06	3E+06	4E+06															
BCWP (Performance)	1E+06	2E+06	3E+06															
OBLIGATIONS	2E+06	2E+06	3E+06	3E+06	3E+06	3E+06	2E+06	2E+06	2E+06	3E+06	4E+06	4E+06						
ACWP (Paid Actuals)	2E+06	2E+06	2E+06	2E+06	2E+06	2E+06	1E+06	2E+06	2E+06	3E+06								


US CMS DOE/NSF Review, May 8-10, 2001

Trigger Cost/Sched. Trends



	Oct-99	Nov-99	Dec-99	Jan-00	Feb-00	Mar-00	Apr-00	May-00	Jun-00	Jul-00	Aug-00	Sep-00	Oct-00	Nov-00	Dec-00	Jan-01	Feb-01	Mar-01
Schedule Variance	-325042	-229827	-246063	-268131	-296892	-338973	-322455	-297138	-263010	-202427	-228712	-222120	-303027	-303598	-337201	-379831	-446452	-495260
ACWP Variance	-363114	-258489	-246157	-267477	-81515.4	183972	590876	58289.9	203035	-111890	-53440.8	-9681.17	7290.03	57758.6	70606.9	78190.2	123540	404605
Obligation Variance	-550431	-465684	-1048929	-1100431	-915947	-637436	-221466	-92430.1	56449.2	-243349	-390107	-320349	-303378	-252909	-240061	-228381	-1116569	-825077

US CMS DOE/NSF Review, May 8-10, 2001




Negligible contingency use thus far

• Some ASICs purchased early



Costs ramp up until production, the bulk of which happens in FY02. M&S costs dominate at 65% of the ETC.

Trigger BCWS by Fiscal Year




US CMS DOE/NSF Review: May 8-10, 2001




Trigger Resource Usage

Engineering and Technical resources are compared to the people called out in the annual SOW. This tracking ensures that the needed labor is deployed.





Peak Engineering Level





Peak Engineering Level

Muon Trigger

3.2 2.9 Μ 2.8 Y 2.3 2.4 2.2 1.9 2 1.7 1.6 1.5 1.6 1.3 1.1 1.1 1.2 0.9 0.8 **8.0** 0.6 0.6 0.60.5 0.3 0.3 0.3 0.4 0.2 0.2 0 **FY03 FY98 FY99 FY00 FY01 FY02 FY04** Fiscal Year UCLA Florida **Rice**

WBS 3.1.1



US CMS Trigger L1, L2, L3 Milestone Performance

System	Level?	CMS ID	Milestone	Variance	Baseline Start		898 Apt		2000 Oct Apr	200 Oct Ai	1 2002 pr Oct Apr
			□ Trigger System (WBS 1.3.1)	0 days	NA						
TRIG	ML2	D-001	Complete Initial Muon, Calorimeter, & Global Trigger Design	-19 days	Nov 30 '98	Nov 03 '98	1	٠			
TRIG	ML3	D-387	CSC: Sector Receiver Initial System Design Document (UCLA)	0 days	Mar 31 '99	Mar 31 '99		۲			
TRIG	ML3	D-331	TK: Sector Processor Initial System Design Document (Florida)	0 days	Mar 31 '99	Mar 31 '99	1	۲			
TRIG	ML3	D-388	CSC: Muon Port Card Prototype Design (Rice)	0 days	May 31 '99	May 31 '99	1	۲			
TRIG	ML3	D-390	CSC: Sector Receiver Prototype Design (UCLA)	-1 day	Jun 30 '99	Jun 30 '99	1	۲			
TRIG	ML3	D-332	TK: Sector Processor Prototype Design (Florida)	-22 days	Sep 30 '99	Aug 31 '99	1		>		
TRIG	ML3	D-389	CSC: Muon Port Card Prototype Delivery (Rice)	59 days	Sep 30 '99	Dec 31 '99	1	•) ()		
TRIG	ML2	D-002	Complete Phase 1 Prototype Design	-20 days	Nov 30 '99	Nov 02 '99	1		0		
TRIG	ML3	D-212	Review of Test of Trigger Primitives - 2 Tower Proto Board	0 days	Nov 30 '99	Nov 30 '99	1		۲		
TRIG	ML3	D-221	Review of Test of Regional Trigger - Proto Board and ASICs	0 days	Nov 30 '99	Nov 30 '99	1		۲		
TRIG	ML3	D-240	Review of Calorimeter Trigger Control and Readout Software	0 days	Nov 30 '99	Nov 30 '99	1		۲		
TRIG	ML3	D-231	Design of Final Sort ASIC	251 days	Nov 30 '99	Nov 30 '00	1		• 🗾	۲	
CMS1	ML1	D-004	Submit Trigger Technical Design Report (TDR)	0 days	Nov 30 '00	Nov 30 '00	1			۲	
TRIG	ML3	D-250	Review of Integration of Calorimeter Trigger Prototypes (Palaise	502 days	Nov 30 '99	Nov 30 '01					

Comments:

Major L1 Milestone: Trigger TDR on Time!

- Milestone for SORT ASIC start compensated by faster finish
- Integration waiting for ECAL electronics
- Extra slack in schedule due to delayed installation



Level 1 Milestones: 1998-2000

Nov. 1998 Complete Initial Trigger Design 🗸

- Algorithms finalized
- Functional blocks determined
- Numbers of ASICs, boards, cards and crates specified
- Interfaces specified
- Trigger geometry determined

Nov. 1999 Complete Phase 1 Prototype Design 🗸

- Designs of boards, cards
- ASICs for prototype tests done

Nov. 2000 Phase 1 Prototype Tests Finished 🗸

- All tests necessary to begin design of production electronics are complete
- Nov. 2000 Technical Design Report 🗸




CMS Level -1 Trigger TDR

CERN/LHCC 00-xx CMS TDR 6.1

November 2000

LABORATOIRE EUROPEEN POUR LA PHYSICQUE DES PARTICULES CERN EUROPEAN LABORATORY FOR PARTICLE PHYSICS



The TriDAS project. Volume I The Trigger Systems CMS Level 1 Milestone

Submitted to LHCC on Nov. 28, 2000: CERN/LHCC 2000 - 38 CMS TDR 6.1

Approved in March, 2001.

http://cmsdoc.cern.ch/cms/ TDR/TRIGGER-public/trigger.html



Cal.Trig. - 3.1.2 Milestones

-													1		1				1	
	19	95		996		97		98		99		00		01		02		03	20	
	Oct	Apr	Oct	Apr	Oct	Apr	Oct	Apr	Oct	Apr	Oct	Apr	Oct	Apr	Oct	Apr	Oct	Apr	Oct	Apr
		Start	Pro	totype	Boa	ards (10/	1/97												
-	Be	egin	ASIC	; Dev	elopn	nent	10 /	1/97												
_		-		Intern	al De	nniae	Revi	ew 1	1 1	/12/9	8									
								Γ												
_								-		hed										
					I	ntern	al De	sign	Revi	ew 2	◆11	/4/99								
					Be	gin A	SIC	Prep	oduc	tion	9/3	0/99								
_							Pro	oto. I	Board	ls &	Tests	Finis	shed (◆ _4/6	/01					
							Revi	ew t	ests	of Re	giona	I Tri	ager	▲ 4/6/	/01					
_					Rov					of cal										
_					nev															
_							Beg	in Ba	ckpla	ane &	Crat	e Pro	oduct	ion \blacklozenge	8/31	/01				
									ASIC	Deve	lopm	ent (Ċomp	lete	9/2	5/01				
										Finis	h AS	IC P	repro	ductio	on 🔶	1/30/	02			
_								В	egin	Trigg	er Bo	bard	Produ	uction	• 11	1/27/0	01			
_											Begin		C Pro	oduct	ion 🔺	2/28	/02			
_															, T		9/18	2/02		
_																				
_										B	egin	Produ	uctior	n Boa	rd Te	ests (9/18	8/02		
												Ľ)esigr	ns Fii	nishe	d 🔶 6	/26/0	2		
_														Finis	sh A	SIC F	Produ	ction	♦ 10/	/31/0:
_													Finis	h Trio	aqer	Board	d Pro	ducti	on 🄶	2/10/
_																			sts 🔶	
														11211		iction	BUd		ອເອັ ອ	0131



Muon Trig. - 3.1.1 Milestones

1995	1996 1997		1998 1999			99	20	00	20	01	20	02	20	03	20	04		
Oct Apr	Oct /	Apr	Oct	Apr	Oct	Apr	Oct	Apr	Oct	Apr	Oct	Apr	Oct	Apr	Oct	Apr	Oct	Apr
Begin Init	tial Sy	sten	n Des	sign \langle	> 10/-	1/97												
Finish	Initial	Sys	stem	Desig	yn 🔿	5/13/	98											
Be	egin P	roto	type	Desi	yn 🔿	5/13/	98											
		F	inish	Pro	totype	e Des	sign <	x7/2	2/99									
	Be	gin	Proto	otype	Con	struc	tion <	∑5/1:	3/99									
			Finis	h Pro	ototyp	be Co	onstru	uctior	~7 /	21/00)							
				B	egin	Prot	otype	Tes	. (7/	21/00)							
						Finis	h Pro	ototyp	e Te	st 🗶	2/2/0	1						
						Be	gin F	inal	Desig	n (x 2	2/2/0	1						
									Fir	nish I	Final	Desi	gn 次	3/4/0	2			
										Begin	Pro	ductio	on 次	3/4/0	2			
											F	inish	Prod	luctio	<mark>n ⁄_8</mark>	8/19/0)3	
-											Be	gin l	nstal	latior	n 🔼 8/	/19/0	3	
												Fin	ish I	nstall	ation	4 /	1/04	>
												Begi	n Tri	gger	Syste	em To	ests <	> 4/2 /
													Finis	h Tri	gger	Syste	em To	ests <



Trigger R&D Program

Summary

- Engineering evaluation & prototyping to evaluate design capability, feasibility, and cost.
- Goal is to provide the information required for the subsystem trigger designs and specifications of interfaces to the Front End, Trigger and DAQ systems.
- Phase 1 prototyping program designs were complete November 1999 and tests will be complete and fully reported on by November 2000. Final result of this program wasthe Level-1 Trigger Technical Design Report in 2000.
- Phase 2 prototyping program is concentrating on final or pre-production prototypes based on the design in the TDR.



Trigger Program

Simulation

- Check detector changes effect on trigger performance
- Validate final algorithms as implemented in hardware Calorimeter Trigger
 - Validate 160 MHz dataflow & processing
 - Design & test prototype Boards
 - Design & test prototype ASICs
- Design & test high speed Cu serial Link system Muon Trigger
 - Design & test prototype Boards
 - Design & test prototype FPGA circuits
 - Design & test high speed optical serial link system
 - Test interface with CSC FE electronics



Cal. Trigger Status & Plans

Test Prototypes

- New Proto.160 MHz Backplane manufactured
- New Proto. Receiver Card in layout
- New Proto. Clock Card being manufactured
- New Proto. Electron ID Card in design

Serial Data Tests

- New Serial Link Test Card in design
- New Serial Link Mezzanine Card in layout ASIC PrototypeTests
 - All Prototype ASICs tested by Vitesse & Delivered
 - Phase & BSCAN will test on Receiver Card

• SORT & Electron ID will test on Electron ID Card Integration Tests

Serial Link Test Card & Mezzanine Card w/ ECAL



Muon Trigger Status & Plans

Compact Muon Trigger Design

- Single Sector Processor FPGA
 - Verified can be done with a single Xilinx 1600E
- New Backplane
 - GTLP tested at 80 MHz
- Higher bandwidth and more compact optical links
 - TI TLK 2501 tested at 80 MHz parallel I/O
- Technical Review on May 24
 - Outcome: plan & sched. for final design & protos.

New Prototypes

- Muon Port Card proto. with new optical links
- Combined Sector Receiver/Sector Processor proto.
- Proto. Backplane based on GTLP



Trigger Project Management

CMS TriDAS Reviews (besides this)

- April: TriDAS Status
 - Progress, draft R&D plans & expenses for next year
- May: Electronics Systems Review
- September: CMS Annual Review
 - With CMS & external referees
- October: LHCC Comprehensive Review
 - LHCC subcommittee +external experts
- November: TriDAS Annual Review
 - R&D Plans/Progress, Cost & Schedule, Milestones
 - Finalize R&D plans & expenses for next year
 - Internal Annual CMS Review w/external & CMS referees



Trigger Project Management

US CMS Management

- US Reviews
 - Monthly Video Conferences
 - Florida, Rice, UCLA, Wisconsin
 - Review Progress, milestones, simulation activities
- US Reporting
 - Monthly progress reports:
 - •% complete
 - activities narrative
- US Integration Meetings:
 - Calorimeter Trigger: FNAL, Maryland, Wisconsin
 - Muon Trigger: Ohio, Florida, Rice, UCLA, Wisconsin, others.
- US Trigger Site Visits: Florida, Rice, UCLA



Conclusions - Trigger

Good Progress Since April 2000 Lehman Review

Extensive prototyping & test program

- "Proof of principle" of all critical items
- Number of successes already
 - CSC trigger integration test, New Optical Links, Backplane, FPGA
 - Calorimeter trigger Receiver & Electron Cards, Backplane, ASICs

Cost & Schedule Performance

- All Milestones made
- BWCP/BWCS at 85%
 - In good shape
 - Compact muon trigger simpler -- will improve
 - Prototype Calorimeter ASICs all in hand ahead of original schedule

Project Management

- Extensive system of reviews and monitoring in place
 - TDR done, detailed documentation on WWW:
 - http://cmsdoc.cern.ch/ftp/afscms/TRIDAS/html/level1.html