

Trigger Overview

Wesley Smith, *U. Wisconsin* CMS Trigger Project Manager

DOE/NSF Review May 9, 2001

1



TriDAS Main Parameters



Collision rate40 MHzLV1 Maximum trigger rate100 kHzAverage event size \approx 1 MbyteData production \approx Tbyte/dayEvent Flow Control \approx 10 ⁶ Mssg/s	I-O units bandwidth (512+512) Builder network (512x512 port) Event filter computing power High Level Trigger acceptance Overall dead time	400 MByte/s ≥ 500 Gbit/s ≈ 5 10 ⁶ MIPS 1 - 10 % ≤ 2%
---	---	---



TriDAS Evolution

Plans for initial turnon of CMS:

Rates (kHz)	Level 1 output	Readout thruput	Ev. Bld. thruput	Ev. Filt. capacity
Design	100	100	100	100
Implement.	100	100	75	75*
Operation	75	75	75	75*

* The final capacity will be determined by the evolution of technology, cost and financial resources

Plan set to exploit funding resources and computing technology advances in the most effective manner







Electronics

Trigger Electronics Locations

In Underground Shielded Room:

• Global L1 Trigger

- CSC/DT Muon Trigger Track Finder
- RPC Muon Trigger Pattern Logic
- Calorimeter Regional/Global Trigger

On Detector:

- CSC/DT Segment Generation
- RPC Muon Hit Generation
- Calorimeter Digitization only



US CMS DOE/NSF Review, May 8-10, 2001



US CMS DOE/NSF Review, May 8-10, 2001



CMS Level 1 Latency









Calorimeter Trigger Overview







Into 133 rear-mounted Receiver Cards (ptyp. tstd. w/ ASICs)
160 MHz point to point backplane (ptyp. tstd.)

• 19 Clock&Control (ptyp. tstd.), 133 Electron ID (ptyp. tstd.)

19 Jet/Summary, Receiver Cards operate @ 160 MHz







US CMS DOE/NSF Review, May 8-10, 2001





Trigger Status & Plans

Calorimeter Trigger

- Serial Link tests successful
 - 2nd proto being made -> integration tests this year
- Produce & test next generation prototype boards
 - New boards made, being made or in design now
- All prototype ASICs made & tested by Vitesse
 - Will test on next generation prototypes

Muon Trigger

Successful Integration test of all prototype boards

- Muon Port Card, Sector Receiver, Sector Processor, Backplane, Crate, Clock Board, Optical links
- Evolution to Compact, Faster Design
 - Successful tests of new backplane, optical links, FPGA
- Next generation prototypes to follow



Trigger Presentations

8:30 - 11:15 AM, WH3NE (Theory conference room)

CMS Trigger Design & Status	W. Smith	8:30 -	8:45
Cal. Trig. Overview & Simulation	P. Chumney	8:45 -	9:15
Cal. Trig. Status & Plans	S. Dasu	9:15 -	9:45
Muon Trig. Overview	J. Hauser	9:45 -	9:55
Muon Trig. Simulation	D. Acosta	9:55 -	10:15
Muon Trig. Test Results/			
Hardware Status & Plans	P. Padley	10:15	- 10:45

BREAK: 10:30 - 10:45 AM

Trigger Cost & Schedule: Status W. Smith 10:45 - 11:15