WBS	Task Name
3.1	Trigger
3.1.0.1	Complete Initial System Design
3.1.0.2	Complete Phase 1 Prototype Design
3.1.0.3	Technical Design Report First Draft
3.1.0.4	Technical Design Report
3.1.1	CSC Muon Trigger
3.1.1.0.1	Begin Initial System Design
3.1.1.0.1.1	Begin Initial MPC System Design
3.1.1.0.1.2	Begin Initial SR System Design
3.1.1.0.1.3	Begin Initial SP System Design
3.1.1.0.2	Finish Initial System Design
3.1.1.0.2.1	Finish Initial MPC System Design
3.1.1.0.2.2	Finish Initial SR System Design
3.1.1.0.2.3	Finish Initial SP System Design
3.1.1.0.3	Begin Prototype Design
3.1.1.0.3.1	Begin MPC Proto. Design
3.1.1.0.3.2	Begin SR Proto. Design
3.1.1.0.3.3	Begin SP Proto. Design
3.1.1.0.4	Finish Prototype Design
3.1.1.0.4.1	Finish MPC Proto. Design
3.1.1.0.4.2	Finish SR Proto. Design
3.1.1.0.4.3	Finish SP Proto. Design
3.1.1.0.5	Begin Prototype Construction
3.1.1.0.5.1	Begin MPC Proto. Construction
3.1.1.0.5.2	Begin SR Proto. Construction
3.1.1.0.5.3	Begin SP Proto. Construction
3.1.1.0.6	Finish Prototype Construction
3.1.1.0.6.1	Finish MPC Proto. Construction
3.1.1.0.6.2	Finish SR Proto. Construction
3.1.1.0.6.3	Finish SP Proto. Construction
3.1.1.0.7	Begin Prototype Test
3.1.1.0.7.1	Begin MPC Proto. Test
3.1.1.0.7.2	Begin SR Proto. Test
3.1.1.0.7.3	Begin SP Proto. Test
3.1.1.0.8	Finish Prototype Test
3.1.1.0.8.1	Finish MPC Proto. Test
3.1.1.0.8.2	Finish SR Proto. Test
3.1.1.0.8.3	Finish SP Proto. Test
3.1.1.0.9	Begin Final Design
3.1.1.0.9.1	Begin MPC Final Design
3.1.1.0.9.2	Begin SR Final Design
3.1.1.0.9.3	Begin SP Final Design
3.1.1.0.10	Finish Final Design
	Finish MPC Final Design

WBS	Task Name
3.1.1.0.10.2	Finish SR Final Design
3.1.1.0.10.3	Finish SP Final Design
3.1.1.0.11	Begin Production
3.1.1.0.11.1	Begin MPC Production
3.1.1.0.11.2	Begin SR Production
3.1.1.0.11.3	Begin SP Production
3.1.1.0.12	Finish Production
3.1.1.0.12.1	Finish MPC Production
3.1.1.0.12.2	Finish SR Production
3.1.1.0.12.3	Finish SP Production
3.1.1.0.13	Begin Installation
3.1.1.0.13.1	Begin MPC Installation
3.1.1.0.13.2	Begin SR Installation
3.1.1.0.13.3	Begin SP Installation
3.1.1.0.14	Finish Installation
3.1.1.0.14.1	Finish MPC Installation
3.1.1.0.14.2	Finish SR Installation
3.1.1.0.14.3	Finish SP Installation
3.1.1.0.15	Begin Trigger System Tests
3.1.1.0.15.1	Begin MPC System Tests
3.1.1.0.15.2	Begin SR System Tests
3.1.1.0.15.3	Begin SP System Tests
3.1.1.0.16	Finish Trigger System Tests
3.1.1.0.16.1	Finish MPC System Tests
3.1.1.0.16.2	Finish SR System Tests
3.1.1.0.16.3	Finish SP System Tests
3.1.1.1	Muon Port Cards (MPC)
3.1.1.1.1	MPC Design
3.1.1.1.1.1	MPC Initial System Design
I	Notes
E	ngineering work required in the initial formulation of a design document for the Muon Port Cards.
3.1.1.1.1.2	MPC Initial Prototype Design
l	Notes
	name and the second s

Engineering work required to begin a detailed, fully documented design for the Prototype Muon Port Cards.

## 3.1.1.1.3 MPC Prototype Design

## Notes

Engineering work required to complete a detailed, fully documented design for the Prototype Muon Port Cards.

# 3.1.1.1.2 MPC Proto. Construction

3.1.1.1.2.1 MPC Proto. Constr. Manage

## Notes

Engineering required to oversee construction of the MPC prototypes.

### WBS Task Name

3.1.1.1.2.2 MPC Proto. Cables

#### Notes

Prototype cabling costs include data connections and clock fanout to 9 Trigger Motherboards, optical data connection to Muon Track Finder, and optical input from TTC system (Trigger and Timing Control).

### 3.1.1.1.2.3 MPC Proto. Components

### Notes

Prototypes will require more expensive FPGAs than used in the final versions, since the price decreases with time for these devices. More chips will be socketed than in the final design.

The component cost used (6K/board x 2 boards) is typical of recent prototypes built for CMS (LCT card and Trigger Motherboard card).

3.1.1.1.2.4 MPC Proto. Boards

#### Notes

Prototypes will require more expensive boards, since in small volume the setup costs dominate the board cost. We expect to require quick board delivery in order to optimize the use of engineering manpower.

These boards are approximately 30cm x 45cm. The board cost used (4K/board x 2 boards) is typical of recent prototypes built for CMS (LCT card and Trigger Motherboard card).

## 3.1.1.1.2.5 MPC Proto. Optical Links

#### Notes

There are seven optical links per MPC. Cost/unit in small quantities is \$714 (catalog).

#### 3.1.1.1.2.6 MPC Proto. TTC Links

#### Notes

The prototype system requires one TTC link per board, but the main elements are the laser and associated controller logic, which is contained in a 3U mini-VME rack supplied by Bruce Taylor (Rutherford).

The cost of the total package has been fixed at \$10K by Taylor to any CMS institution.

### 3.1.1.1.2.7 MPC Proto. Crate

## Notes

3.1.1.1.3

VME Crate for testing MPC prototype electronics.

MPC Proto. Test

### Notes

This WBS element represents engineering required for testing of the MPC prototypes.

The engineering EDIA is based on experience with prototype testing for front-end CSC muon trigger cards. Since the MPC will be built from standard FPGA's and/or ASIC's the difficulty is average. The maturity is that of a conceptual design.

3.1.1.1.4 MPC ASIC and Board Design

#### Notes

This WBS element represents all work required to turn prototype MPC designs into production version devices having optimized cost and reliability.

The cost estimate is based on experience with recent track stub finding prototype development for the CMS muon trigger, and comparable trigger projects in CDF. Since the MPC will be built from standard FPGA's

## WBS Task Name

"MPC ASIC and Board Design" continued

### Notes

and/or ASIC's, the difficulty is average. The maturity is that of a conceptual design.

### 3.1.1.1.5 MPC Active Components

3.1.1.1.5.1 MPC FPGAs

## Notes

The Muon Port Cards select the best muon stubs from those presented to it by 9 Motherboards. Each Motherboard sends 2 stubs, each is 31 bits. In order to handle the I/O required, it has been estimated that 5 FPGAs are required - 4 for data flow, and another to serve as controller. Present 10K50-series Altera chips can clock at 40 MHz and meet the I/O requirement, however, it appears that for production units, 80 MHz operation will probably be necessary to meet latency requirements. Future chips have already been announced by AT&T and Altera which should allow this.

Costing is done using 5 FPGAs per board. There are 48 boards in the base configuration. Since we are extrapolating to better performance, we use current pricing on the 10K50 Altera chips, which are \$240 for the 10K50VBC356-1 (356-pin BGA package) in quantity 100-499 (Arrow Semiconductor).

### 3.1.1.1.5.2 MPC JTAG controller

## Notes

Each MPC contains a JTAG controller chip for slow control interface.

The cost is \$13.60 per JTAG controller (Texas Instruments SN74LVT8980DWR, quote from Arrow Semiconductor), and there is one chip per MPC, for a total of 48 chips.

### 3.1.1.1.5.3 MPC EPROM

Notes

The simplest way to configure FPGAs is to load them at power-on from EPROMs, even if a path for downloading the or modifying their configuration through a slow control system also exists. It is also simplest to assign one (relatively) inexpensive EPROM per FPGA.

Costing is done assuming one EPROM per FPGA, i.e. 5 per MPC . There are 48 boards in the base configuration, for a total of 240 chips. The price per EPROM is \$7.80 in quantities of 100-499 (Altera EPC1, Newark), plus socket is \$1.06 in quantities of 250-499 (Augat 808-AG11D, Newark). The total cost is \$9.59/EPROM x 5 EPROM/board x 48 boards.

## 3.1.1.1.5.4 MPC Glinks to Track Finder

### Notes

The Glink chips convert muon data signals to approximately 1 Gbaud data transfer to the Muon Track Finder (Sector Receiver cards). We require 7 Gbaud transmission rate out of the MPC cards to transmit 3 muon stubs (each 37 bits) in 25ns. Each data connection requires a gigabit copper to optical transceiver such as from Finisar, gigabit parallel to serial transmitter chip such as the HP Glink HDMP-1012, and an optical connector.

There are 7 Glinks per MPC and 48 MPC cards in the base configuration, for a total of 336 links. Cost per link is from HCAL costing: optical transmitter \$120, serializer \$25, connector \$10 for a total of \$155/link (J. Elias, private communication).

### WBS Task Name

3.1.1.1.5.5 MPC TTC optical links

### Notes

The TTC (Timing and Control) chips are a custom device built by Rutherford laboratory to receive clock and control signals from a central location on optical fiber. The MPC receives these signals and fans them out to the Trigger Motherboards (TMB's). We assume that a rad-hard (i.e. expensive) chip will be used, since these chips are extensively used in the central detector.

There is one TTC per MPC and 48 MPC cards in the base configuration. Each TTC is costed at \$300 (W. Smith, private communication).

#### 3.1.1.1.5.6 MPC Channel Links to TMBs

#### Notes

Channel links are high-speed 28-bit parallel to serial LVDS transmitter chips made by National Instruments. These are used by the MPC to receive data from the Trigger Motherboards (TMB). Two channel links are required by each TMB to send data to the MPC, while one channel link carries clock and possibly other signals to the TMBs. Each MPC receives channel-link signals from 9 TMB. There are thus 27 channel links per MPC.

With 27 channel links per MPC and 48 MPC cards, there are 1296 channel links in the base configuration. Each channel link is costed at \$12.30 (Natl. Instruments DS90CR284MTD from Hamilton-Hallmark in quantities of 99+).

### 3.1.1.1.6 MPC Boards

3.1.1.1.6.1 MPC Board Prod. Manage

Notes

Engineering required to oversee construction of the MPC boards.

3.1.1.1.6.2 MPC Board Setup

#### Notes

This is a typical setup cost for manufacture of a 30cm x 45cm.

The cost is similar to that for prototypes built for CMS front-end electronics (LCT, J. Kubic, and TMB, P. Padley). Sales tax of 8.25% (California) is added.

## 3.1.1.1.6.3 MPC Board Fabrication

Notes

There are 48 boards, each 30cm x 45 cm. We assume a 10-layer PC board.

The cost is estimated using the result of a survey by D. Marlow (from TY Ling) that board costs can be approximated as \$0.05/cm^2/layer pair. The cost is then (30cm x 45cm) x (5 layer pairs) x (48 boards) x \$0.05/cm^2/layer pair. Sales tax of 8.25% (California) is added.

### 3.1.1.1.6.4 MPC Board Assembly

#### Notes

The system uses 48 boards. The cost per board for assembly is \$150/board, which is typical of recent CMS projects (LCT card, J. Kubic; and TMB card, P. Padley). Sales tax of 8.25% (California) is added.

#### 3.1.1.1.6.5 MPC Connectors-copper

Notes

There are 19 34-pin connector headers per MPC. Of these, 18 receive data from Trigger Motherboards (TMB), and another is used for slow control. There are 48 MPC, for a total of 912 connector headers.

## WBS Task Name

#### "MPC Connectors-copper" continued

#### Notes

The price per 34-pin connector header is estimated at \$3.74 (Digi-Key catalog), times 912 connector headers in the system. Sales tax of 8.25% (California) is added.

### 3.1.1.1.6.6 MPC Misc components

### Notes

Examples of miscellaneous components include: surface mount resistors and capacitors, tantalum capacitors, JTAG connector, test points, DIP switches, jumpers, LED's, miscellaneous chip sockets, miscellaneous buffers.

Miscellaneous components are budgeted at \$100/board. A recent CMS prototype of smaller CAMAC size (LCT, J. Kubic) used \$50 for capacitors, \$10 for resistors, \$5 for 10 LEDs. Sales tax of 8.25% (California) is added.

## 3.1.1.1.6.7 MPC Inspection and Test

### Notes

Technician work required for inspection and testing of boards. It is assumed that base program physicist labor will be used initially to set up a test station.

The cost is based on one technician-day per board.

## 3.1.1.1.7 MPC Mounting, Power, Cooling

### Notes

The MPC cards are located near the periphery of the Endcap Muon system, on the endcap steel. It is anticipated that the location of these cards will not allow their mounting in standard crates. Therefore, there needs to be provision for mounting, and power and cooling services.

The estimated cost is \$300/MPC times 48 MPC boards, based on experience with CMS prototypes as well as Zeus, KTeV, CDF, UA1, and TPC experiments. Sales tax of 8.25% (California) is added.

## 3.1.1.1.8 MPC Installation

### Notes

This WBS element represents the engineering required for proper installation and debugging of the MPC cards in the CMS detector.

The engineering EDIA required is extrapolated from past experience on CDF, KTeV, and other experiments. A considerable fraction of the total effort will be physicist labor paid by the DOE base program. Since the installation will be a standard activity, the difficulty is rated as average. The maturity is that of a conceptual design.

### 3.1.1.1.9 MPC Spares

### Notes

This WBS element represents the spare cards which are required to ensure a proper level of operation. The difficulty is average, and the maturity is that of a conceptual design.

Spares are costed at the same price per board as the production units. There are 7 spares in addition to the 48 production boards.

### WBS Task Name

3.1.1.1.10 MPC Motherboard Cables

#### Notes

There are 432 motherboards in the base system. By the use of channel-links chips to do high-speed parallel-to-serial conversion, all of the required trigger information can be carried from a Trigger Motherboards to an MPC on a 34-conductor connector. The average length of a TMB to MPC cable is 6 meters. An additional 64 cables are used as spares/wastage, for a total of 496 cables.

The quantity 496 is multiplied by the cost per cable of \$64, which has been estimated as follows. Cost per 34-pin connector is \$2.22 (Digi-Key catalog, >500 quantity). Cost for cable is \$360/100ft (Electro-shield quote, TY Ling, 3/98), which is approximately \$10/meter. Sales tax of 8.25% (California) is added.

3.1.1.1.14 MPC Optical Link Tests

### Notes

Costs for engineering studies for optical links to be used to connect the muon port card and sector receiver.

## 3.1.1.2 Sector Receivers (SR)

## 3.1.1.2.1 SR Design

3.1.1.2.1.1 SR Initial System Design

#### Notes

Engineering work required in the initial formulation of a design document for the Sector Receiver Cards.

3.1.1.2.1.2 SR Initial Proto. Design

#### Notes

Engineering work required to begin a detailed, fully documented design for the Prototype Sector Receiver Cards.

#### 3.1.1.2.1.3 SR Proto. Design

#### Notes

ngineering work required to complete a detailed, fully documented design for the Prototype Sector Receiver Cards.

#### 3.1.1.2.2 SR Proto. Construction

3.1.1.2.2.1 SR Proto. Constr. Manage

### Notes

Engineering required to oversee construction of the SR prototypes.

#### 3.1.1.2.2.2 SR Proto. Components

#### Notes

Prototypes will require more expensive FPGAs than used in the final versions, since the price decreases with time for these devices. More chips will be socketed than in the final design.

The component cost used (6K/board x 2 boards) is typical of recent prototypes built for CMS (LCT card and Trigger Motherboard card).

### 3.1.1.2.2.3 SR Proto. Boards

Notes

Prototypes will require more expensive boards, since in small volume the setup costs dominate the board cost. We expect to require quick board delivery in order to optimize the use of engineering manpower.

The component cost used (4K/board x 2 boards) is typical of recent prototypes built for CMS (LCT card and Trigger Motherboard card).

WBS	Task Name
3.1.1.2.2.4	SR Proto. Crate
	Notes
	VME Crate for testing SR prototype cards
3.1.1.2.2.5	SR Proto. VME
	Notes
	VME Crate for testing SR prototype cards
3.1.1.2.2.6	SR Proto. Optical
	Notes
	Optical link components for the Sector Receiver.
3.1.1.2.3	SR Proto. Test
	Notes
	This WBS element represents engineering required for testing of the SR prototypes.

The cost estimate is based on comparable trigger projects in CDF and Zeus. Since the SR will be built from standard FPGA's and/or ASIC's,the difficulty is average. The maturity is that of a conceptual design.

## 3.1.1.2.4 SR ASIC and Board Design

### Notes

This WBS element represents all work required to turn prototype SR designs into production version devices having optimized cost and reliability.

The cost estimate is based on comparable trigger projects in CDF and Zeus. Since the SR will be built from standard FPGA's and/or ASIC's, the difficulty is average. The maturity is that of a conceptual design.

## 3.1.1.2.5 SR Active Components

3.1.1.2.5.1 SR FPGA's

### Notes

In order to handle the I/O required, it has been estimated that 5 FPGAs are required - 4 for data flow, and another to serve as controller. Present 10K50-series Altera chips can clock at 40 MHz and meet the I/O requirement, however, it appears that for production units, 80 MHz operation will probably be necessary to meet latency requirements. Future chips have already been announced by AT&T and Altera which should allow this.

Costing is done using 5 FPGAs per board. There are 48 boards plus 8 spares. Since we are extrapolating to better performance, we use current pricing. Per board the FPGA budget is \$1110, described as follows. The 4 chips handling data use 10K50 Altera chips, which are \$240 for the 10K50VBC356-1 (356-pin BGA package, high speed rating) in quantity 100-499 (Arrow Semiconductor). For the controller FPGA we use the \$150 quote for the somewhat slower 10K50VBC356-2 (Arrow Semiconductor).

#### 3.1.1.2.5.2 SR Glink Receivers

#### Notes

The Glink chips convert muon data signals to approximately 1 Gbaud data transfer to the Muon Track Finder (Sector Receiver cards). We require 7 Gbaud transmission rate from MPC cards to the Sector Receivers in order to transmit 3 muon stubs (each 37 bits) in 25ns. Each data connection requires a gigabit optical to copper transceiver such as from Finisar, gigabit serial to parallel converter chip such as the HP Glink HDMP-1014, and an optical connector.

There are 14 Glinks per SR and 24 SR cards (half) are instrumented with these transceivers in the base

## WBS Task Name

### "SR Glink Receivers" continued

#### Notes

configuration, for a total of 336 links. Cost per link is from HCAL costing: optical receiver \$101, deserializer \$25, connector \$10 for a total of \$136/link (J. Elias, private communication).

### 3.1.1.2.5.3 SR EPROMs

### Notes

The simplest way to configure FPGAs is to load them at power-on from EPROMs, even if a path for downloading the or modifying their configuration through a slow control system also exists. It is also simplest to assign one (relatively) inexpensive EPROM per FPGA.

Costing is done assuming one EPROM per FPGA, i.e. 5 per SR . There are 48 boards in the base configuration, for a total of 240 chips. The price per EPROM is \$7.80 in quantities of 100-499 (Altera EPC1, Newark), plus socket is \$1.06 in quantities of 250-499 (Augat 808-AG11D, Newark). Total cost is \$9.59/EPROM x 240 EPROM.

## 3.1.1.2.5.4 SR FIFOs for DAQ

#### Notes

FIFO's are used by the Sector Receiver cards to store muon trigger information from the Muon Port Cards for DAQ readout during the Level 1 trigger latency period. The incoming information is 111 bits per MPC times 2 MPC connected to each SR, for a total of 222 bits. Additional bits for checksums, bunch crossing number, etc may be anticipated. FIFOs can also be used as cheap (relative to FPGA) pipeline storage of data which does not need processing directly by FPGAs. Typical FIFO's store 18 bits. Therefore, the assumption is that 15 FIFOs per board will be sufficient. The FIFOs on the market are "plenty deep", 1K is a typical lower limit.

The cost for a Texas Instruments 18bit x 1K FIFO is \$15.25 (TI part SN74ACT780240PN quad flat package, from Arrow Semiconductor, quantities >120). The number of FIFO's in the system is  $15 \times 48 = 720$ .

### 3.1.1.2.5.5 SR Buffers

### Notes

The SR cards either repeat the MPC data signals on copper, or receive them. In either case, buffer chips are needed to drive or receive the differential signals which pass between the CSC-only Track Finder crates and the CSC/Drift Tube Overlap Track Finder crates. There are 222 signals passed between each SR pair, which can be handled by 28 chips on each card, with each chip handling 8 signals.

The system contains 28 chips per board, times 48 SR cards, for a total of 1344 chips. The cost per buffer chip is estimated as approximately \$5 (Digi-Key catalog, J. Kubic).

### 3.1.1.2.5.6 SR Memory Lookups

### Notes

The SR boards will use memory look-up tables to translate 8-bit strip and wire pattern numbers into precise position coordinates in these two dimensions. They will also use memory look-up tables to do alignment corrections on the muon stub data. It is assumed that 24 memory lookup tables per card will suffice.

Cost for 32K (15-bit address) memory chips with 8-bit output and 15ns access time is \$4.60 (Cypress CY7C1399-12VC from Arrow Semiconductor, quantity >100), times quantity of 24 chips/board x 48 boards = 1152 chips.

### 3.1.1.2.6 SR Boards

## WBS Task Name

3.1.1.2.6.1 SR Const. Manage

### Notes

Engineering required to oversee construction of the SR boards.

## 3.1.1.2.6.2 SR Board Setup

## Notes

This is a typical setup cost for manufacture of a 30cm x 40cm.

The cost is similar to that for prototypes built for CMS front-end electronics (LCT, J. Kubic, and TMB, P. Padley).

## 3.1.1.2.6.3 SR Board Fabrication

### Notes

There are 48 boards, each 30cm x 40 cm (9U x 400mm VME size). We assume a 10-layer PC board.

The cost is estimated using the result of a survey by D. Marlow (from TY Ling) that board costs can be approximated as  $0.05/cm^2/ayer$  pair. The cost is then ( $30cm \times 40cm$ ) x (5 layer pairs) x (48 boards) x  $0.05/cm^2/ayer$  pair.

## 3.1.1.2.6.4 SR Board Assembly

### Notes

The system uses 48 boards. The cost per board for assembly is \$150/board, which is typical of recent CMS projects (LCT card, J. Kubic; and TMB card, P. Padley).

## 3.1.1.2.6.5 SR Connectors-copper

### Notes

There are 8 60-pin connector headers per SR, which connect to the cables carrying data between SR cards in CSC-only crates and the SR cards in the CSC/Drift Tube Overlap crates. There are 48 SR boards, for a total of 384 connector headers.

The price per 60-pin connector header is estimated at \$3.74 (Digi-Key catalog), times 384 connector headers in the system.

### 3.1.1.2.6.6 SR Misc components

Notes

Examples of miscellaneous components include: surface mount resistors and capacitors, tantalum capacitors, JTAG connector, test points, DIP switches, jumpers, LED's, miscellaneous chip sockets, miscellaneous buffers.

Miscellaneous components are budgeted at \$100/board. A recent CMS prototype of smaller CAMAC size (LCT, J. Kubic) used \$50 for capacitors, \$10 for resistors, \$5 for 10 LEDs.

## 3.1.1.2.6.7 SR Front Panels and Hardware

### Notes

These are standard VME modules, requiring a front panel milled for connector placement and LEDs, also with anodizing and silkscreening.

Recent experience with the LCT prototype (J. Kubic, 3/98) is used for costing as follows. Aluminum cost is negligible. The largest cost is the milling of aluminum panels, which takes 4 hours machinist for production quantities at \$25/hr (\$100/panel). Anodizing of aluminum panels costs \$5/panel, silkscreening costs \$10/panel, and screws and ejectors cost up to \$10/board, for a base cost of \$125. This is for a CAMAC-size front

## WBS Task Name

"SR Front Panels and Hardware" continued

#### Notes

panel, a 9U front panel will be somewhat higher, also there are setup costs of \$150 each on anodizing and silkscreening. Therefore, we use \$150/board for front panels and mounting hardware.

### 3.1.1.2.6.8 SR Inspection and test

#### Notes

Technician work required for inspection and testing of boards. It is assumed that base program physicist labor will be used initially to set up a test station.

The cost is based on one technician-day per board.

### 3.1.1.2.7 SR Installation

### Notes

This WBS element represents the engineering required for proper installation and debugging of the 48 SR Boards in the counting house.

The engineering EDIA required is extrapolated from past experience on CDF, UA1, KTeV, Zeus and other experiments. A considerable fraction of the total effort will be physicist labor paid by the DOE base program. Since the installation will be a standard activity, the difficulty is rated as average. The maturity is that of a conceptual design.

### 3.1.1.2.8 SR Spares

### Notes

This WBS element represents the spare cards which are required to ensure a proper level of operating reliability.

The difficulty is average, and the maturity is that of a conceptual design. Because of the high cost of the optical links, the SR boards are stuffed in two different configurations (optical versus copper in).

The spares are costed at the same price as the production boards. There are 8 spares (4 of each type) budgeted in addition to the 48 production boards (24 of each type).

## 3.1.1.3 CSC Sector Processors (SP-CS

### 3.1.1.3.1 SP-CSC Design

3.1.1.3.1.1 SP-CSC Initial System Design

## Notes

Engineering work required in the initial formulation of a design document for the Sector Processor cards in the CSC-only version.

### 3.1.1.3.1.2 SP-CSC Proto. Design

### Notes

Initial Engineering work required for a detailed, fully documented design for the Prototype Sector Processor cards (CSC-only version).

#### 3.1.1.3.1.3 SP-CSC Proto. Design 2

### Notes

Final Engineering work required for a detailed, fully documented design for the Prototype Sector Processor cards (CSC-only version).

### 3.1.1.3.2 SP-CSC Proto. Construction

## WBS Task Name

3.1.1.3.2.1 SP-CSC Proto. Constr. Manage.

### Notes

Engineering required to oversee construction of the SP-CSC prototypes.

### 3.1.1.3.2.2 SP-CSC Proto. Components

#### Notes

Prototypes will require more expensive FPGAs than used in the final versions, since the price decreases with time for these devices. More chips will be socketed than in the final design.

The component cost used (6K/board x 2 boards) is typical of recent prototypes built for CMS (LCT card and Trigger Motherboard card).

### 3.1.1.3.2.3 SP-CSC Proto. Boards

### Notes

Prototypes will require more expensive boards, since in small volume the setup costs dominate the board cost. We expect to require quick board delivery in order to optimize the use of engineering manpower.

The component cost used (4K/board x 2 boards) is typical of recent prototypes built for CMS (LCT card and Trigger Motherboard card).

## 3.1.1.3.2.4 SP-CSC Proto. Crate

## Notes

VME Crate for testing SP-CSC prototypes

## 3.1.1.3.3 SP-CSC Proto. Test

3.1.1.3.3.1 SP-CSC Proto. Test

## Notes

This WBS element represents engineering required for testing of the SP-CSC prototypes. The cost estimate is based on comparable trigger projects in CDF and Zeus. This element is rated to be difficult. The maturity is that of a conceptual design.

### 3.1.1.3.3.2 SP-CSC Proto. Crate Test

## Notes

This WBS element represents engineering required for a half crate test of the SP-CSC prototypes and SR prototypes.

The cost estimate is based on comparable trigger projects in CDF and Zeus. This element is rated to be difficult. The maturity is that of a conceptual design.

### 3.1.1.3.4 SP-CSC ASIC and Board Design

#### Notes

This WBS element represents all work required to turn prototype SP-CSC design into production version devices having optimized cost and reliability.

The cost estimate is based on comparable trigger projects in CDF and Zeus. This element is rated to be difficult. The maturity is that of a conceptual design.

## 3.1.1.3.5 SP-CSC Active Components

3.1.1.3.5.1 SP-CSC FPGAs

## Notes

In order to handle the track finding, it is estimated that 11 FPGAs per board are required - 10 for data processing, and another to serve as controller. Present 10K50-series Altera chips can clock at 40 MHz and meet the I/O requirement, however, it appears that for production units, 80 MHz operation will probably be

## WBS Task Name

"SP-CSC FPGAs" continued

### Notes

necessary to meet latency requirements. Future chips have already been announced by AT&T and Altera which should allow this.

The 10 FPGA's/board is a good match to the 9U boards, and appears reasonable given the existence of a Vienna Sector Processor prototype to be used for the Drift Tube system. The Vienna Sector Processor prototype used 16 FPGAs on a

9U x 600mm card. The Vienna processor was simpler in that it used 22 bits/muon stub instead of the 31 bits/muon stub in the endcap system, and it handled track finding in the r-phi projection only. On the other hand, the SP-CSC and SP-OVR do not require signals from neighbor cards in the phi coordinate, which complicated the Vienna processor design.

There are 12 boards in the base system. Since we are extrapolating to better performance, we use current pricing. The SP-CSC budget for FPGAs is \$2550 per board, described as follows. The 10 chips handling data use 10K50 Altera chips, which are \$240 for the 10K50VBC356-1 (356-pin BGA package, high speed rating) in quantity 100-499 (Arrow Semiconductor). For the controller FPGA we use the \$150 quote for the somewhat slower 10K50VBC356-2 (Arrow Semiconductor).

## 3.1.1.3.5.2 SP-CSC FIFOs

### Notes

FIFO's are used by the Sector Processor cards to store output muon trigger information for DAQ readout during the Level 1 trigger latency period. It is assumed that 5 FIFOs per board will be sufficient. The FIFOs on the market are "plenty deep", 1K is a typical lower limit.

The cost for a Texas Instruments 18bit x 1K FIFO is \$15.25 (TI part SN74ACT780240PN quad flat package, from Arrow Semiconductor, quantities >120). The number of FIFO's in the system is 5/board x 12 boards = 60.

## 3.1.1.3.5.3 SP-CSC EPROMs

### Notes

The simplest way to configure FPGAs is to load them at power-on from EPROMs, even if a path for downloading the or modifying their configuration through a slow control system also exists. It is also simplest to assign one (relatively) inexpensive EPROM per FPGA.

Costing is done assuming one EPROM per FPGA, i.e. 10 per SP-CSC . There are 12 boards in the base configuration, for a total of 120 chips. The price per EPROM is \$7.80 in quantities of 100-499 (Altera EPC1, Newark), plus socket is \$1.06 in quantities of 250-499 (Augat 808-AG11D, Newark). Total cost is \$8.86/EPROM x 120 EPROM.

## 3.1.1.3.5.4 SP-CSC Buffers

Notes

The Sector Processor cards drive data signals to the Global Muon trigger on copper cables. Buffer chips are needed to drive the differential signals to the global muon trigger. Buffering may also be necessary for VME backplane signals or other external signals. It is assumed that these signals can be handled by 20 chips on each card, with each chip handling 8 signals.

The system contains 20 chips per board, times 12 SP-CSC cards, for a total of 240 chips. The cost per buffer chip is estimated as approximately \$5 (Digi-Key catalog, J. Kubic).

## WBS Task Name

3.1.1.3.6.1 SP-CSC Constr. Manage

#### Notes

Engineering required to oversee construction of the SP-CSC boards.

### 3.1.1.3.6.2 SP-CSC Board Setup

#### Notes

This is a typical setup cost for manufacture of a 30cm x 40cm.

The cost is similar to that for prototypes built for CMS front-end electronics (LCT, J. Kubic, and TMB, P. Padley).

### 3.1.1.3.6.3 SP-CSC Board Fabrication

#### Notes

There are 12 boards, each 30cm x 40 cm (9U x 400mm VME size). We assume a 10-layer PC board.

The cost is estimated using the result of a survey by D. Marlow (from TY Ling) that board costs can be approximated as  $0.05/cm^2/ayer$  pair. The cost is then  $(30cm \times 40cm) \times (5 ayer pairs) \times (12 boards) \times 0.05/cm^2/ayer pair.$ 

## 3.1.1.3.6.4 SP-CSC Board Assembly

#### Notes

The system uses 12 boards. The cost per board for assembly is \$150/board, which is typical of recent CMS projects (LCT card, J. Kubic; and TMB card, P. Padley).

## 3.1.1.3.6.5 SP-CSC Connectors-copper

### Notes

There are high-density connector headers on each SP-CSC for connecting to the data carried over the special backplane from the SR cards, as well as connector headers for the output signals to the Global Muon Trigger. The high-density connectors are about \$10 each.

There are 5 high-density connectors per board at \$10 each, for a cost of \$50/board. There are 12 SP-CSC cards in the system.

3.1.1.3.6.6 SP-CSC Misc components

#### Notes

Examples of miscellaneous components include: surface mount resistors and capacitors, tantalum capacitors, JTAG connector, test points, DIP switches, jumpers, LED's, miscellaneous chip sockets, miscellaneous buffers.

Miscellaneous components are budgeted at \$100/board. A recent CMS prototype of smaller CAMAC size (LCT, J. Kubic) used \$50 for capacitors, \$10 for resistors, \$5 for 10 LEDs.

### 3.1.1.3.6.7 SP-CSC Front Panels and Hardware

#### Notes

These are standard VME modules, requiring a front panel milled for connector placement and LEDs, also with anodizing and silkscreening.

Recent experience with the LCT prototype (J. Kubic, 3/98) is used for costing as follows. Aluminum cost is negligible. The largest cost is the milling of aluminum panels, which takes 4 hours machinist for production quantities at \$25/hr (\$100/panel). Anodizing of aluminum panels costs \$5/panel, silkscreening costs \$10/panel, and screws and ejectors cost up to \$10/board, for a base cost of \$125. This is for a CAMAC-size front

## WBS Task Name

"SP-CSC Front Panels and Hardware" continued

#### Notes

panel, a 9U front panel will be somewhat higher, also there are setup costs of \$150 each on anodizing and silkscreening. Therefore, we use \$150/board for front panels and mounting hardware.

3.1.1.3.6.8 SP-CSC Inspection and test

### Notes

Technician work required for inspection and testing of boards. It is assumed that base program physicist labor will be used initially to set up a test station.

The cost is based on one technician-day per board.

### 3.1.1.3.7 SP-CSC Installation

### Notes

This WBS element represents the engineering required for proper installation and debugging of the SP-CSC Boards in the counting house.

The engineering EDIA required is extrapolated from past experience on CDF, UA1, KTeV, Zeus and other experiments. A considerable fraction of the total effort will be physicist labor paid by the DOE base program. Since the installation will be a standard activity, the difficulty is rated as average. The maturity is that of a conceptual design.

### 3.1.1.3.8 SP-CSC Spares

#### Notes

This WBS element represents the spare cards which are required to ensure a proper level of operating reliability.

This element is rated to be difficult. The maturity is that of a conceptual design.

The spares are costed at the same price as the production boards. There are 3 spares budgeted in addition to the 12 production boards.

### 3.1.1.4 Overlap Sector Processors (SP-

## 3.1.1.4.1 SP-OVR Design

3.1.1.4.1.1 SP-OVR Initial System Design

#### Notes

Engineering work required in the initial formulation of a design document for the Sector Processor cards in the CSC-DT Overlap version.

3.1.1.4.1.2 SP-OVR Proto. Design

Notes

Initial engineering work required for a detailed, fully documented design for the prototype Sector Processor cards (CSC-DT overlap version).

#### 3.1.1.4.1.3 SP-OVR Proto. Design 2

## Notes

Final engineering work required for a detailed, fully documented design for the prototype Sector Processor cards (CSC-DT overlap version).

## 3.1.1.4.2 SP-OVR Proto. Construction

3.1.1.4.2.1 SP-OVR Proto. Constr. Manage.

Notes

Engineering required to oversee construction of the SP-0VR prototypes.

## WBS Task Name

3.1.1.4.2.2 SP-OVR Proto. Components

#### Notes

Prototypes will require more expensive FPGAs than used in the final versions, since the price decreases with time for these devices. More chips will be socketed than in the final design.

The component cost used (6K/board x 2 boards) is typical of recent prototypes built for CMS (LCT card and Trigger Motherboard card).

### 3.1.1.4.2.3 SP-OVR Proto. Boards

### Notes

Prototypes will require more expensive boards, since in small volume the setup costs dominate the board cost. We expect to require quick board delivery in order to optimize the use of engineering manpower.

The component cost used (4K/board x 2 boards) is typical of recent prototypes built for CMS (LCT card and Trigger Motherboard card).

## 3.1.1.4.3 SP-OVR Proto. Test

3.1.1.4.3.1 SP-OVR Proto. Test

### Notes

This WBS element represents engineering required for testing of the SP-OVR prototypes. The cost estimate is based on comparable trigger projects in CDF and Zeus. This element is rated to be difficult. The maturity is that of a conceptual design.

### 3.1.1.4.3.2 SP-OVR Proto. Crate Test

## Notes

This WBS element represents engineering required for a half crate test of the SP-OVR prototypes and SR prototypes.

The cost estimate is based on comparable trigger projects in CDF and Zeus. This element is rated to be difficult. The maturity is that of a conceptual design.

3.1.1.4.4 SP-OVR ASIC and Board Design

### Notes

This WBS element represents all work required to turn the prototype SP-OVR design into production version devices having optimized cost and reliability.

The cost estimate is based on comparable trigger projects in CDF and Zeus. This element is rated to be difficult. The maturity is that of a conceptual design.

## 3.1.1.4.5 SP-OVR Active Components

## 3.1.1.4.5.1 SP-OVR FPGAs

#### Notes

In order to handle the track finding, it is estimated that 11 FPGAs per board are required - 10 for data processing, and another to serve as controller. Present 10K50-series Altera chips can clock at 40 MHz and meet the I/O requirement, however, it appears that for production units, 80 MHz operation will probably be necessary to meet latency requirements. Future chips have already been announced by AT&T and Altera which should allow this.

The 10 FPGA's/board is a good match to the 9U boards, and appears reasonable given the existence of a Vienna Sector Processor prototype to be used for the Drift Tube system. The Vienna Sector Processor prototype used 16 FPGAs on a

9U x 600mm card. The Vienna processor was simpler in that it used 22 bits/muon stub instead of the 31 bits/muon stub in the endcap system, and it handled track finding in the r-phi projection only. On the other

## WBS Task Name

### "SP-OVR FPGAs" continued

#### Notes

hand, the SP-CSC and SP-OVR do not require signals from neighbor cards in the phi coordinate, which complicated the Vienna processor design.

There are 12 boards in the base system. Since we are extrapolating to better performance, we use current pricing. The SP-OVR budget for FPGAs is \$2550 per board, described as follows. The 10 chips handling data use 10K50 Altera chips, which are \$240 for the 10K50VBC356-1 (356-pin BGA package, high speed rating) in quantity 100-499(Arrow Semiconductor). For the controller FPGA we use the \$150 quote for the somewhat slower 10K50VBC356-2 (Arrow Semiconductor).

3.1.1.4.5.2 SP-OVR FIFOs

### Notes

FIFO's are used by the Sector Processor cards to store output muon trigger information for DAQ readout during the Level 1 trigger latency period. It is assumed that 5 FIFOs per board will be sufficient.

The cost for a Texas Instruments 18bit x 1K FIFO is \$15.25 (TI part SN74ACT780240PN quad flat package, from Arrow Semiconductor, quantities >120). The number of FIFO's in the system is 5/board x 12 boards = 60.

## 3.1.1.4.5.3 SP-OVR EPROMs

### Notes

The simplest way to configure FPGAs is to load them at power-on from EPROMs, even if a path for downloading the or modifying their configuration through a slow control system also exists. It is also simplest to assign one (relatively) inexpensive EPROM per FPGA.

Costing is done assuming one EPROM per FPGA, i.e. 10 per SP-OVR . There are 12 boards in the base configuration, for a total of 120 chips. The price per EPROM is \$7.80 in quantities of 100-499 (Altera EPC1, Newark), plus socket is \$1.06 in quantities of 250-499 (Augat 808-AG11D, Newark). Total cost is \$8.86/EPROM x 120 EPROM.

### 3.1.1.4.5.4 SP-OVR Buffers

### Notes

The Sector Processor cards drive data signals to the Global Muon trigger on copper cables. Buffer chips are needed to drive the differential signals to the global muon trigger. Buffering may also be necessary for VME backplane signals or other external signals. It is assumed that these signals can be handled by 20 chips on each card, with each chip handling 8 signals.

The system contains 20 chips per board, times 12 SP-OVR cards, for a total of 240 chips. The cost per buffer chip is estimated as approximately \$5 (Digi-Key catalog, J. Kubic).

### 3.1.1.4.6 SP-OVR Boards

3.1.1.4.6.1 SP-OVR Constr. Manage

### Notes

3.1.1.4.6.2

Engineering required to oversee construction of the SP-OVR boards.

SP-OVR Board Setup

### Notes

This is a typical setup cost for manufacture of a 30cm x 40cm.

## WBS Task Name

"SP-OVR Board Setup" continued

#### Notes

The cost is similar to that for prototypes built for CMS front-end electronics (LCT, J. Kubic, and TMB, P. Padley).

### 3.1.1.4.6.3 SP-OVR Board Fabrication

#### Notes

There are 12 boards, each 30cm x 40 cm (9U x 400mm VME size). We assume a 10-layer PC board.

The cost is estimated using the result of a survey by D. Marlow (from TY Ling) that board costs can be approximated as  $0.05/cm^2/ayer$  pair. The cost is then ( $30cm \times 40cm$ ) x (5 layer pairs) x (12 boards) x  $0.05/cm^2/ayer$  pair.

### 3.1.1.4.6.4 SP-OVR Board Assembly

### Notes

The system uses 12 boards. The cost per board for assembly is \$150/board, which is typical of recent CMS projects (LCT card, J. Kubic; and TMB card, P. Padley).

## 3.1.1.4.6.5 SP-OVR Connectors-copper

#### Notes

There are high-density connector headers on each SP-OVR for connecting to the data carried over the special backplane from the SR cards, as well as connector headers for the output signals to the Global Muon Trigger. The high-density connectors are about \$10 each.

There are 5 high-density connectors per board at \$10 each, for a cost of \$50/board. There are 12 SP-OVR cards in the system.

## 3.1.1.4.6.6 SP-OVR Misc components

## Notes

Examples of miscellaneous components include: surface mount resistors and capacitors, tantalum capacitors, JTAG connector, test points, DIP switches, jumpers, LED's, miscellaneous chip sockets, miscellaneous buffers.

Miscellaneous components are budgeted at \$100/board. A recent CMS prototype of smaller CAMAC size (LCT, J. Kubic) used \$50 for capacitors, \$10 for resistors, \$5 for 10 LEDs.

## 3.1.1.4.6.7 SP-OVR Front Panels and Hardware

### Notes

These are standard VME modules, requiring a front panel milled for connector placement and LEDs, also with anodizing and silkscreening.

Recent experience with the LCT prototype (J. Kubic, 3/98) is used for costing as follows. Aluminum cost is negligible. The largest cost is the milling of aluminum panels, which takes 4 hours machinist for production quantities at \$25/hr (\$100/panel). Anodizing of aluminum panels costs \$5/panel, silkscreening costs \$10/panel, and screws and ejectors cost up to \$10/board, for a base cost of \$125. This is for a CAMAC-size front panel, a 9U front panel will be somewhat higher, also there are setup costs of \$150 each on anodizing and silkscreening. Therefore, we use \$150/board for front panels and mounting hardware.

## 3.1.1.4.6.8 SP-OVR Inspection and test

# Notes

Technician work required for inspection and testing of boards. It is assumed that base program physicist

## WBS Task Name

"SP-OVR Inspection and test" continued

#### Notes

labor will be used initially to set up a test station.

The cost is based on one technician-day per board.

## 3.1.1.4.7 SP-OVR Installation

### Notes

This WBS element represents the engineering required for proper installation and debugging of the SP-OVR Boards in the counting house.

The engineering EDIA required is extrapolated from past experience on CDF, UA1, KTeV, Zeus and other experiments. A considerable fraction of the total effort will be physicist labor paid by the DOE base program. Since the installation will be a standard activity, the difficulty is rated as average. The maturity is that of a conceptual design.

## 3.1.1.4.8 SP-OVR Spares

## Notes

This WBS element represents the spare cards which are required to ensure a proper level of operating reliability.

This element is rated to be difficult. The maturity is that of a conceptual design.

The spares are costed at the same price as the production boards. There are 3 spares budgeted in addition to the 12 production boards.

## 3.1.1.5 Clock&Control Cards (CCC)

3.1.1.5.1 CCC Board Design

## Notes

This WBS element represents all of the engineering required to design the CCC Boards. The cost is based on comparable trigger projects in CDF and Zeus. It is checked against the full-size CMS prototype calorimeter trigger Clock and Control Card already constructed and tested. The difficulty is average. Based on the existence of a very similar CCC card for the Calorimeter trigger, the maturity is that of a partial engineering design.

## 3.1.1.5.2 CCC Active Components

## Notes

This WBS element represents the purchase of the active components that are installed on the CCC boards required to operate the CSC Muon trigger, not including spares.

The cost is based on comparable trigger projects in CDF and Zeus. It is checked against the full-size CMS prototype calorimeter trigger Clock and Control Card already constructed and tested. The difficulty is average. Based on the existence of a very similar CCC card for the Calorimeter trigger, the maturity is that of a partial engineering design.

## 3.1.1.5.3 CCC Boards

3.1.1.5.3.1 CCC Prod. Manage

## Notes

Engineering required to oversee construction of the CCC boards.

3.1.1.5.3.2 CCC Setup and tooling

## Notes

This is a typical setup cost for manufacture of a 30cm x 40cm.

## WBS Task Name

"CCC Setup and tooling" continued

#### Notes

The cost is similar to that for prototypes built for CMS front-end electronics (LCT, J. Kubic, and TMB, P. Padley).

## 3.1.1.5.3.3 CCC Boards

#### Notes

There are 8 boards, not including spares, each 30cm x 40 cm (9U x 400mm VME size). We assume a 10-layer PC board.

The cost is estimated using the result of a survey by D. Marlow (from TY Ling) that board costs can be approximated as  $0.05/cm^2/ayer$  pair. The cost is then ( $30cm \times 40cm$ ) x (5 layer pairs) x (8 boards) x  $0.05/cm^2/ayer$  pair.

### 3.1.1.5.3.4 CCC Board assembly

## Notes

The system uses 8 boards. The cost per board for assembly is \$150/board, which is typical of recent CMS projects (LCT card, J. Kubic; and TMB card, P. Padley).

### 3.1.1.5.3.5 CCC Connectors-copper

#### Notes

There are high-density connector headers on each CCC for connecting to the data carried over the special backplane from the SR cards, as well as connector headers for the output signals to the Global Muon Trigger. The high-density connectors are about \$10 each.

There are 3 high-density connectors per board at \$10 each, for a cost of \$30/board. There are 8 CCC cards in the system.

### 3.1.1.5.3.6 CCC Misc components

### Notes

Examples of miscellaneous components include: surface mount resistors and capacitors, tantalum capacitors, JTAG connector, test points, DIP switches, jumpers, LED's, miscellaneous chip sockets, miscellaneous buffers.

Miscellaneous components are budgeted at \$100/board. A recent CMS prototype of smaller CAMAC size (LCT, J. Kubic) used \$50 for capacitors, \$10 for resistors, \$5 for 10 LEDs.

### CCC Front Panels and Hardware

### Notes

3.1.1.5.3.7

These are standard VME modules, requiring a front panel milled for connector placement and LEDs, also with anodizing and silkscreening.

Recent experience with the LCT prototype (J. Kubic, 3/98) is used for costing as follows. Aluminum cost is negligible. The largest cost is the milling of aluminum panels, which takes 4 hours machinist for production quantities at \$25/hr (\$100/panel). Anodizing of aluminum panels costs \$5/panel, silkscreening costs \$10/panel, and screws and ejectors cost up to \$10/board, for a base cost of \$125. This is for a CAMAC-size front panel, a 9U front panel will be somewhat higher, also there are setup costs of \$150 each on anodizing and silkscreening. Therefore, we use \$150/board for front panels and mounting hardware.

## WBS Task Name 3.1.1.5.3.8 CCC Inspection and test Notes Technician work required for inspection and testing of boards. It is assumed that base program physicist labor will be used initially to set up a test station. The cost is based on one technician-day per board. 3.1.1.5.4 **CCC** Installation Notes This WBS element represents the engineering required for proper installation and debugging of the CCC Boards in the counting house. The engineering EDIA required is extrapolated from past experience on comparable trigger projects in CDF and Zeus. A considerable fraction of the total effort will be physicist labor paid by the DOE base program. The cost is checked against that required for the full-size CMS prototype calorimeter trigger Clock and Control Card already constructed and tested. The difficulty is average. Based on the existence of a very similar CCC card for the Calorimeter trigger, the maturity is that of a partial engineering design. 3.1.1.5.5 **CCC** Spares Notes This WBS element represents the spare cards which are required to ensure a proper level of operating reliability. The maturity is that of an engineering design. This task is rated as easy. Spares are costed at the same price per board as the production units. There are 2 spares in addition to the 8 production boards. 3.1.1.5.6 **CCC** Prototypes Notes This WBS element represents the prototype clock and control cards used for testing prototypes and in the test beam. 3.1.1.5.6.1 CCC Prototype Notes This WBS element represents the prototype clock and control cards used for testing prototypes and in the test beam. 3.1.1.5.6.2 CCC Prototype 2 Engineer Notes This WBS element represents the phase 2 prototype clock and control cards used for testing prototypes and in the test beam. 3.1.1.5.6.3 CCC Prototype 2 Manufacture Notes This WBS element represents the phase 2 prototype clock and control cards used for testing prototypes and in the test beam.

### 3.1.1.6 Crate Monitor Cards

Notes

This WBS element includes all the effort to develop, produce, assemble, install and test the Muon Track Finder Crate Monitor Card. This card receives, checks and logs voltages and temperatures in the Muon Trigger Crates.

### WBS Task Name

"Crate Monitor Cards" continued

#### Notes

These are 9U x 400mm boards.

There are 8 cards in the base system, plus 2 for spares/prototype crates. The M&S and EDIA is based on boards used in the Zeus calorimeter trigger system, and in other crate systems. This task is straightforward. The maturity is that of a conceptual design

### 3.1.1.7 Muon Backplanes

3.1.1.7.1 Muon Backplane Design

### Notes

This WBS element represents all of the engineering required to design the Muon Trigger Backplanes. The EDIA costs are based on the full-size prototype backplane already constructed and tested for the CMS calorimeter trigger. The task difficulty is rated as average. The design maturity is that of a conceptual design.

#### 3.1.1.7.2 Muon Backplane Procure

#### Notes

Cost of the backplane printed circuit boards and connectors, including assembly.

#### 3.1.1.7.3 Muon Proto. Backplane Design

#### Notes

This WBS element represents all of the engineering required to design the Muon Trigger Backplanes. The EDIA costs are based on the full-size prototype backplane already constructed and tested for the CMS calorimeter trigger. The task difficulty is rated as average. The design maturity is that of a conceptual design.

3.1.1.7.4 Muon Proto. Backplane Procure

Notes

Cost of the backplane printed circuit boards and connectors, including assembly.

### Crate Controllers

### Notes

Purchase commercial crate controllers for the muon trigger crates.

### 3.1.1.9 Muon Crates

3.1.1.8

### Notes

This WBS element includes all the effort to procure, install and test the Track Processor Trigger Crates. The crate is based on standard Eurocard hardware with custom fittings. The height is 9U and the depth is 400mm.

The cost is based on the full-size prototype CMS calorimeter trigger Crate already constructed and tested. The task is straightforward. The items will be ordered from a catalog. The maturity is that of a conceptual design

### 3.1.1.10 Muon Power Supplies

Notes

This WBS element includes all the effort to procure, install and test the Muon Trigger Track Processor crate power supplies.

The cost is based on the power supplies purchased for the prototype Regional Calorimeter Trigger Crate. The task is easy. The items will be ordered from a catalog. The maturity is that of a conceptual design

## 3.1.1.11 Additional Cables

## WBS Task Name

3.1.1.11.1 Output Cables to Global Trigger

#### Notes

The output data signals from Sector Processor cards are carried to the Global muon trigger. There are 24 Sector Processor cards. Each Sector Processor sends output data on 6 60-pin cables. The base system contains 6x24=144 cables, to which is added 12 spare/prototype cables, for a total of 156 cables.

The average cost per cable is \$30.50. The cost per cable is derived in the following way: Cable costs \$360/100ft roll (Electro-shield quote, TY Ling, 3/98), or \$23.76 per 6.6ft cable (6ft cable plus 10% wastage). A pair of connectors costs \$3.74 each (Digi-Key catalog, CHB60D-ND). Assembly is included at \$3 per cable.

### 3.1.1.11.2 Optical Fibers from MPC to SR

#### Notes

There are 7 optical fibers carrying trigger data from each MPC to the SR cards in the CSC-only Track Finder crate.

There are 48 MPC in the base system require 336 optical fibers, to which is added 49 additional fibers used for spares as well as for prototyping.

The cost per optical fiber is based on the optical fiber cost assumed for the HCAL readout, which uses a huge number of optical links. The cost (J. Elias, private communication) is \$20/pair of installed connectors, plus \$30/100m fiber, for a total of \$50/fiber. This cost is multiplied by the 385 optical fibers.

## 3.1.1.11.3 Cables from SR-CSC to SR-OVR

#### Notes

All of the data signals from MPC to the Track Finder are received by optical transceivers on the SR modules in the CSC-only crates. These signals are carried to the Overlap Track Finder crates on copper connectors. There are 111 signals from each MPC. These can be carried on 4 60-pin cables.

The system contains 4x48=192 such cables, at an average cost of \$30.50. The cost per cable is derived in the following way: Cable costs \$360/100ft roll (Electro-shield quote, TY Ling, 3/98), or \$23.76 per 6.6ft cable (6ft cable plus 10% wastage). A pair of connectors costs \$3.74 each (Digi-Key catalog, CHB60D-ND). Assembly is included at \$3 per cable.

3.1.1.12 Trigger System Tests

#### Notes

This WBS element represents engineering required during installation and debugging in order to successfully commission the Muon Trigger.

The engineering EDIA required is extrapolated from past experience on CDF, KTeV, and other experiments. A considerable fraction of the total effort will be physicist labor paid by the DOE base program. It is also assumed that prior to the system-wide tests, the prototype versions will have been thoroughly tested in the U.S. together with front-end Endcap Muon motherboards and other trigger boards. The task difficulty is average. The cost is based on a conceptual design.

### 3.1.1.13 Trigger Project Management

3.1.1.13.1 Tracking & Reporting

#### Notes

All the effort to provide tracking and reporting of the Calorimeter Trigger project.

The effort involved is based on the tracking and reporting of the Zeus Calorimeter System and the SDC

## WBS Task Name

"Tracking & Reporting" continued

### Notes

Trigger System. The required 5% of an FTE engineer is provided by the UCLA base program and therefore there is no cost to the US CMS project.

## 3.1.1.15 Muon Sorter

3.1.1.15.1 Muon Sorter Initial Design

### Notes

This WBS element represents the initial engineering required to design the Muon Trigger Sorter. The task difficulty is rated as average. The design maturity is that of a conceptual design.

3.1.1.15.2 Muon Proto. Sorter Design

#### Notes

This WBS element represents all of the engineering required to design the prototype Muon Trigger Sorter. The task difficulty is rated as average. The design maturity is that of a conceptual design.

3.1.1.15.3 Muon Proto. Sorter Procure

### Notes

Cost of the prototype sorter printed circuit boards and connectors, including assembly.

3.1.1.15.4 Muon Sorter Design

### Notes

This WBS element represents all of the engineering required to design the Muon Trigger Sorter. The task difficulty is rated as average. The design maturity is that of a conceptual design.

3.1.1.15.5 Muon Sorter Procure

#### Notes

Cost of the sorter printed circuit boards and connectors, including assembly.

### 3.1.2 Calorimeter Regional Trigger

3.1.2.0.1	Start Prototype Boards
3.1.2.0.2	Begin ASIC Development
3.1.2.0.3	Internal Design Review 1
3.1.2.0.4	Prototype Design Finished
3.1.2.0.5	Internal Design Review 2
3.1.2.0.6	Proto. Boards & Tests Finished
3.1.2.0.7	Begin ASIC Preproduction
3.1.2.0.8	Begin Backplane & Crate Production
3.1.2.0.9	ASIC Development Complete
3.1.2.0.10	Finish ASIC Preproduction
3.1.2.0.11	Begin Trigger Board Production
3.1.2.0.12	Begin ASIC Production
3.1.2.0.13	Crate & Backplane Complete
3.1.2.0.14	Begin Production Board Tests
3.1.2.0.15	Designs Finished
3.1.2.0.16	Finish ASIC Production
3.1.2.0.17	Finish Trigger Board Production
3.1.2.0.18	Finish Production Board Tests
3.1.2.0.19	Begin Trigger Installation

WBS	Task Name
3.1.2.0.20	Trigger Installation Finished
3.1.2.0.21	Review tests of Regional Trigger
3.1.2.0.22	Review of Integration of calorimeter
3.1.2.1	Prototypes
3.1.2.1.1	Proto. Receiver Card

### Notes

All the effort to develop, produce, assemble, install and test the Prototype Regional Calorimeter Trigger Receiver Cards. The Receiver card is 9U by 400mm. The rear side of the card receives the calorimeter data from copper cables and converts from serial to parallel format. The front side of the card contains circuitry to synchronize the incoming data with the local clock, and check for data transmission errors. There are also lookup tables and adder blocks on the front. The lookup tables translate the incoming information to transverse energy on several scales. The energy summation tree begins on these cards in order to reduce the amount of data forwarded on the backplane to the Jet Summary card. Separate cable connectors and buffering are also provided for intercrate sharing.

The board is designed, laid out and has been submitted for manufacture. There is a bid package that has been sent out. This task is judged difficult based on the experience of the engineering design work.

### 3.1.2.1.1.1 Design Proto. RC

#### Notes

Engineering design of the prototype Receiver Card.

3.1.2.1.1.2 Order Proto. RC

#### Notes

Engineering and Techncial work to order the prototype Receiver Card.

3.1.2.1.1.3 Purchase Proto. RC

### Notes

Parts, board, and assembly cost for two prototype Receiver Cards. The cost for the second is to provide for a revised version.

#### 3.1.2.1.1.4 Test Proto RC

#### Notes

Engineering and technical work to test the prototype Receiver Card.

### 3.1.2.1.2 Proto. Electron ID Card

3.1.2.1.2.1 Design Proto. EIDC

Notes

Engineering design of the Prototype Electron Identification Card.

### 3.1.2.1.2.2 Order Proto. EIDC

### Notes

Engineering and Technical work to order the Electron Identification Card.

#### 3.1.2.1.2.3 Purchase Proto. EIDC

#### Notes

Parts, board and assembly cost for two prototype Electron Identification Cards. The cost for the second is to provide for a revised version.

WBS	Task Name
3.1.2.1.2.4	Test Proto EIDC
	Notes
	Engineering and technical work to test the prototype Electron Identification Card.
3.1.2.1.3	Proto. Phase ASIC
3.1.2.1.3.1	Phase ASIC Proto Des.
	Notes
	Engineering design of the prototype Phase ASIC. This task is performed by Wisconsin base program engineering with no cost to the US CMS Project.
3.1.2.1.3.2	Phase ASIC Proto. Order
	Notes
	Engineering and Techncial work to order the prototype Phase ASIC. This task is performed by Wisconsir base program engineering with no cost to the US CMS Project.
3.1.2.1.3.3	Phase ASIC Proto. Purchase
	Notes
	Vendor NRE charge for the prototype Phase ASIC
3.1.2.1.3.4	Phase ASIC Proto Layout
	Notes
	Layout of the prototype Phase ASIC.
3.1.2.1.3.5	Phase ASIC Proto Simulation
	Notes
	Simulation of the prototype Phase ASIC.
3.1.2.1.3.6	Phase ASIC Proto. Deliver
	Notes
	Delivery time for the Phase ASIC.
3.1.2.1.4	Proto. BScan ASIC
3.1.2.1.4.1	BScan ASIC Proto Des.
	Notes

Engineering design of the prototype Boundary Scan ASIC. This task is partially performed by Wisconsin base program engineering with no cost to the US CMS Project.

# 3.1.2.1.4.2 BScan ASIC Proto. Order

Notes

Engineering and Techncial work to order the prototype Boundary Scan ASIC. This task is performed by Wisconsin base program engineering with no cost to the US CMS Project.

## 3.1.2.1.4.3 BScan ASIC Proto. Purchase

Notes

Vendor NRE charge for the Boundary Scan ASIC.

## 3.1.2.1.4.4 BScan ASIC Proto Layout

Notes

Layout of the prototype Boundary Scan ASIC.

US	CMS	WBS	Dictionary
----	-----	-----	------------

WBS	Task Name
3.1.2.1.4.4.′	BScan ASIC Proto Layout
	Notes
	Layout of the prototype Boundary Scan ASIC.
3.1.2.1.4.4.2	2 BScan ASIC Proto Layout
	Notes
	Layout of the prototype Boundary Scan ASIC.
3.1.2.1.4.5	BScan ASIC Proto Simulation
	Notes
	Simulation of the prototype Boundary Scan ASIC.
3.1.2.1.4.6	BScan ASIC Proto. Deliver
	Notes
	Delivery time for the Boundary Scan ASIC.
3.1.2.1.5	Proto. Jet Summary Card
3.1.2.1.5.1	Design Proto. JSC
	Notes
	Engineering design of the prototype Jet Summary Card.
3.1.2.1.5.1.	Design Proto. JSC 1
	Notes
	Engineering design of the prototype Jet Summary Card.
3.1.2.1.5.1.2	2 Design Proto. JSC 2
	Notes
	Engineering design of the prototype Jet Summary Card.
3.1.2.1.5.2	Order Proto. JSC
	Notes
	Engineering and Techncial work to order the prototype Jet Summary Card.
3.1.2.1.5.3	Purchase Proto. JSC
	Notes
	Parts, board, and assembly cost for two prototype Jet Summary Cards. The cost for the second is to provide for a revised version.
3.1.2.1.5.4	Test Proto JSC
	Notes
	Engineering and technical work to test the prototype Jet Summary Card.
3.1.2.1.6	Proto. Clock & Control Card
<b>3.1.2.1.6</b> 3.1.2.1.6.1	Proto. Clock & Control Card Design Proto. CCC

# 3.1.2.1.6.2 Order Proto. CCC

Notes

Engineering and Techncial work to order the prototype Clock and Control Card.

WBS	Task Name
3.1.2.1.6.2.7	1 Order Proto. CCC
	Notes
	Engineering and Techncial work to order the prototype Clock and Control Card.
3.1.2.1.6.2.2	2 Order Proto. CCC
	Notes
	Engineering and Techncial work to order the prototype Clock and Control Card.
3.1.2.1.6.3	Purchase Proto. CCC
	Notes
	Parts, board, and assembly cost for two prototype Clock and Control Cards. The cost for the second is to provide for a revised version.
3.1.2.1.6.4	Test Proto CCC
	Notes
	Engineering and technical work to test the prototype Clock and Control Card. Part of the engineering work is performed by Wisconsin base program engineering at no cost to the US CMS Project.
3.1.2.1.7	Proto. Crate Monitor Card
3.1.2.1.7.1	Procure Proto. CMC
3.1.2.1.8	Proto. Crate Test
3.1.2.1.8.1	Proto. Receiver Card Purchase
	Notes
	Parts, board, and assembly cost for two prototype Receiver Cards.
3.1.2.1.8.2	Purchase Proto. EIDC
	Notes
	Parts, board and assembly cost for two prototype Electron Identification Cards.
3.1.2.1.8.3	Test Proto RC
	Notes
	Engineering and technical work to test the prototype Receiver Card.
3.1.2.1.8.4	Test Proto EIDC
	Notes
	Engineering and technical work to test the prototype Electron Identification Card.
3.1.2.1.8.5	Proto. Crate Test
	Notes
	This WBS element represents EDIA required for a half crate test of the calorimeter trigger card and backplane prototypes.
	The EDIA costs are based on experience with the engineering design of the prototype Receiver Card, the test of the prototype backplane, and the production testing of the Zeus 9U x 400 mm 83 MHz trigger boards This is a difficult task.
3.1.2.1.8.6	Purch. Proto. Crate/PS
	Notes
	Porte beautiend and second by sect for a prototion and a supervise

Parts, board and assembly cost for a prototype crate and power supplies.

# 3.1.2.1.9 Serial Link Prototype

WBS	Task Name
3.1.2.1.9.1	Design Proto.Serial Link
	Notes
	Engineering design of the prototype Serial Link.
3.1.2.1.9.2	Order Proto. Serial Link
	Notes
	Engineering and Techncial work to order the prototype Serial Link.
3.1.2.1.9.3	Purchase Proto.Serial Link
	Notes
	Parts, board, and assembly cost for two prototype Serial Link Cards. The cost for the second is to provide for a revised version.
3.1.2.1.9.4	Prepare Proto. Link Test
	Notes
	Engineering and technical work to prepare for testing the prototype Serial Link Card.
3.1.2.1.9.5	Test Proto Serial Link
	Notes
	Engineering and technical work to test the prototype Serial Link Card.
3.1.2.1.10	Proto. Sort ASIC
3.1.2.1.10.1	Proto. Sort ASIC Des.
	Notes
	Engineering design of the prototype Sort ASIC. This task is performed by Wisconsin base program engineering with no cost to the US CMS Project.
3.1.2.1.10.2	Proto. Sort ASIC Order
	Notes
	Engineering and Techncial work to order the prototype Sort ASIC. This task is performed by Wisconsin base program engineering with no cost to the US CMS Project.
3.1.2.1.10.3	B Proto. Sort ASIC Purchase
	Notes
	Vendor NRE charge for the Sort ASIC.
3.1.2.1.10.4	Proto. Sort ASIC Layout
	Notes
	Layout of the prototype Sort ASIC
3.1.2.1.10.5	Proto. Sort ASIC Simulation
	Notes
	Simulation of the prototype Sort ASIC.
3.1.2.1.10.6	Proto. Sort ASIC Deliver
	Notes
	Delivery of the prototype Sort ASIC.
3.1.2.1.11	Proto. Backplane
3.1.2.1.11.1	
	Notes

Engineering design of the prototype Backplane.

## WBS Task Name 3.1.2.1.11.2 Order Proto. Backplane Notes Engineering and Techncial work to order the prototype Backplane. Purchase Proto. Backplane 3.1.2.1.11.3 Notes Parts, board, and assembly cost for a prototype backplane Test Proto Backplane 3.1.2.1.11.4 Notes Engineering and technical work to test the prototype backplane. 3.1.2.1.12 Proto. Receiver Card 2 Notes All the effort to develop, produce, assemble, install and test the second Prototype Regional Calorimeter Trigger Receiver Cards. The Receiver card is 9U by 400mm. The rear side of the card receives the calorimeter data from copper cables, and converts from serial to parallel format. The front side of the card contains circuitry to synchronize the incoming data with the local clock, and check for data transmission errors. There are also lookup tables and adder blocks on the front. The lookup tables translate the incoming information to transverse energy on several scales. The energy summation tree begins on these cards in order to reduce the amount of data forwarded on the backplane to the Jet Summary card. Separate cable connectors and buffering are also provided for intercrate sharing. 3.1.2.1.12.1 Design Proto. RC 2 Notes Engineering design of the prototype Receiver Card. Order Proto. RC 2 3.1.2.1.12.2 Notes Engineering and Techncial work to order the prototype Receiver Card. 3.1.2.1.12.3 Purchase Proto. RC 2 Notes Parts, board, and assembly cost for two prototype Receiver Cards. The cost for the second is to provide for a revised version. Test Proto RC 2 3.1.2.1.12.4 Notes Engineering and technical work to test the prototype Receiver Card. Proto, EID ASIC 3.1.2.1.13 3.1.2.1.13.1 Proto, EID ASIC Des. Notes Engineering design of the prototype Electroni Identification ASIC. This task is performed by Wisconsin base program engineering with no cost to the US CMS Project. 3.1.2.1.13.2 Proto. EID ASIC Order Notes

Engineering and Techncial work to order the prototype Electron Identification ASIC. This task is performed by Wisconsin base program engineering with no cost to the US CMS Project.

## WBS Task Name

3.1.2.1.13.3 Proto. EID ASIC Purchase

#### Notes

Vendor NRE charge for the Electron Identification ASIC. This is paid by CMS R&D funding received before project start.

### 3.1.2.1.13.4 Proto. EID ASIC Layout

### Notes

Engineering design of the prototype Electron Identification ASIC. This task is performed by Wisconsin base program engineering with no cost to the US CMS Project.

3.1.2.1.13.5 Proto. EID ASIC Simulation

#### Notes

Engineering design of the prototype Boundary Scan ASIC. This task is 75% performed by Wisconsin base program engineering with no cost to the US CMS Project and 25% of cost on project.

#### 3.1.2.1.13.6 Proto. EID ASIC Deliver

#### Notes

Delivery time for the Electron Isolation ASIC.

### 3.1.2.1.14 Proto. Electron ID Card 2

#### Notes

All the effort to develop, produce, assemble, install and test the Prototype Regional Calorimeter Trigger Electron Identification Card. The Electron Identification Card receives data at 160 MHz in a staged fashion from the Receiver Cards and performs the electron identification algorithm described above. The Electron Identification card is 9U x 280mm and resides in the front of the crate. The electron isolation algorithm is performed on this card and the final results sorted to identify the 4 highest rank electron candidates.

The M&S and EDIA costs are based on the conceptual design of the Electron Identification Card, analysis of the layout of the prototype Receiver Card, the full-size prototype Clock and Control Card already constructed and tested, and design and manufacture of the 9U x 400 mm 83 MHz cards built for the Zeus trigger system. This card is simpler than the Receiver Card and it uses much of the circuitry already developed for the Receiver Card. Therefore, it is judged to have average difficulty. The maturity is of a conceptual design.

3.1.2.1.14.1 Design Proto. EIDC 2

#### Notes

Engineering design of the phase 2 Prototype Electron Identification Card.

### 3.1.2.1.14.2 Order Proto. EIDC 2

Notes

Engineering and Technical work to order the phase 2 Electron ID Card.

### 3.1.2.1.14.3 Purchase Proto. EIDC 2

#### Notes

Parts, board and assembly cost for two prototype phase 2 Electron Identification Cards.

### 3.1.2.1.14.4 Test Proto EIDC 2

Notes

Engineering and technical work to test the phase 2 prototype Electron Identification Card.

### 3.1.2.2 Preproduction ASICs

3.1.2.2.1 Electron ID ASIC

WBS	Task Name
3.1.2.2.1.1	EID ASIC Design
	Notes
	Engineering design of the Electron Identification ASIC.
3.1.2.2.1.2	EID ASIC Order
	Notes
	Engineering and Techncial work to order the Preproduction Electron Identification ASIC. This task is
	performed by Wisconsin base program engineering with no cost to the US CMS Project.
3.1.2.2.1.3	EID ASIC Purchase
	Notes
	Vendor NRE charge for the Preproduction Electron Identification ASIC.
3.1.2.2.2	Adder ASIC
3.1.2.2.2.1	Adder ASIC Design
	Notes
	Engineering and technical effort to design the Adder ASIC. Paid from Wisconsin base program funds.
3.1.2.2.2.2	Adder ASIC Order
	Notes
	Engineering and Technician effort to order the Adder ASIC. Paid from Wisconsin Base program funds.
3.1.2.2.2.3	Adder ASIC Purchase
	Notes
	NRE Vendor Charge for Adder ASIC prototypes. Paid from Wisconsin Base Program Funds.
3.1.2.2.3	Sort ASIC
3.1.2.2.3.1	Sort ASIC Design
	Notes
	Engineering design of the Sort ASIC.
3.1.2.2.3.2	Sort ASIC Order
	Notes
	Engineering and Techncial work to order the Preproduction Sort ASIC. This task is performed by
	Wisconsin base program engineering with no cost to the US CMS Project.
3.1.2.2.3.3	Sort ASIC Purchase
	Notes
	Vendor NRE charge for Preproduction Sort ASIC.
3.1.2.2.4	Phase ASIC
3.1.2.2.4.1	Phase ASIC Design
	Notes
	Engineering design of the Phase ASIC.
3.1.2.2.4.2	Phase ASIC Order
	Notes
	Engineering and Techncial work to order the preproduction Phase ASIC.
3.1.2.2.4.3	Phase ASIC Purchase
	Notes
	Vendor NRE charge for Preproduction Phase ASIC.

## WBS Task Name

### 3.1.2.2.5 Boundary Scan ASIC

3.1.2.2.5.1 Boundary Scan ASIC Design

### Notes

Engineering design of the Boundary Scan ASIC.

3.1.2.2.5.2 Boundary Scan ASIC Order

#### Notes

Engineering and Techncial work to order the preproduction Boundary Scan ASIC. This task is performed by Wisconsin base program engineering with no cost to the US CMS Project.

3.1.2.2.5.3 Boundary Scan ASIC Purchase

## Notes

Vendor NRE charge for Preproduction Boundary Scan ASIC.

### 3.1.2.3 Test Facilities

3.1.2.3.1 Design Test Facil.

## Notes

All the effort to design the Regional Calorimeter Trigger test facilities that will be used to check, diagnose and repair the production trigger production boards.

The cost is based on the assembled full production test facilities for the Zeus trigger system, which continue to operate for maintenance of this system. The costs are also based on the CMS trigger test facility already assembled and operated for test of the CMS Calorimeter Trigger Clock and Control Board and Backplane. Based on this experience, this tasks is of average difficulty. The test facilities are based on a conceptual design. This engineering for this task is performed by Wisconsin base program engineering with no cost to the US CMS Project.

3.1.2.3.2 Procure Test Facil.

### Notes

All the cost to procure the Regional Calorimeter Trigger test facilities that will be used to check, diagnose and repair the production trigger production boards.

The cost is based on the assembled full production test facilities for the Zeus trigger system, which continue to operate for maintenance of this system. The costs are also based on the CMS trigger test facility already assembled and operated for test of the CMS Calorimeter Trigger Clock and Control Board and Backplane. Based on this experience, these tasks are of average difficulty. The test facility is based on a conceptual design.

### 3.1.2.3.3 Assemble Test Facil.

### Notes

all the effort to assemble, test and commission the Regional Calorimeter Trigger test facilities that will be used to check, diagnose and repair the production trigger production boards.

The cost is based on the assembled full production test facilities for the Zeus trigger system, which continue to operate for maintenance of this system. The costs are also based on the CMS trigger test facility already assembled and operated for test of the CMS Calorimeter Trigger Clock and Control Board and Backplane. Based on this experience, this task is of average difficulty. The test facility is based on a conceptual design.

## 3.1.2.4 Power Supplies

### WBS Task Name

3.1.2.4.1 Select Power Supplies

#### Notes

All the effort to select the Regional Calorimeter Trigger crate power supplies.

The cost is based on the power supplies purchased for the Zeus Calorimeter Trigger system and checked against those purchased for the prototype Regional Calorimeter Trigger Crate. This is an easy task. The supplies are ordered from a catalog

#### 3.1.2.4.2 Power Supply Procure

3.1.2.4.2.1 PS Procure Manage

### Notes

Engineering and Techncial work to order the Power Supplies. This task is performed by Wisconsin base program engineering with no cost to the US CMS Project.

3.1.2.4.2.2 Purchase Power Supplies

Notes

Cost to purchase the power supplies.

#### 3.1.2.4.2.3 2 PS Spares

Notes

Cost to purchase Power Supply Spares.

### 3.1.2.5 Crates

3.1.2.5.1 Design Crate

#### Notes

All the effort to design the Regional Calorimeter Trigger Crates.

The M&S and EDIA costs are based on the costs to produce the crates for the Zeus Calorimeter Trigger system and checked against the full-size prototype CMS Trigger Crate already constructed and tested. This is a straightforward task. The Crates are ordered from a catalog. The maturity is that of an engineering design.

### 3.1.2.5.2 Procure Crates

3.1.2.5.2.1 Crate Procure Manage

#### Notes

Engineering and Techncial work to order the crates. This task is performed by Wisconsin base program engineering with no cost to the US CMS Project.

### 3.1.2.5.2.2 Purchase Crates

Notes

Cost to purchase the Crates.

3.1.2.5.2.3 2 Crate Spares

Notes

Cost to purchase the spare crates.

### 3.1.2.5.3 Test Crates

Notes

All the effort to test the Regional Calorimeter Trigger Crates.

The M&S and EDIA costs are based on the costs to produce the crates for the Zeus Calorimeter Trigger

## WBS Task Name

"Test Crates" continued

### Notes

system and checked against the full-size prototype CMS Trigger Crate already constructed and tested. This is a straightforward task. The maturity is that of an engineering design.

### 3.1.2.6 Backplane

3.1.2.6.1 Design Backplane

### Notes

All the effort to design the Regional Calorimeter Trigger Backplanes.

The EDIA cost is based on the design of the Zeus Trigger Boards and of the full-size prototype backplane already constructed and tested. This is a difficult task. The cost is based on the engineering design of the prototype backplane and on the actual cost to design the prototype backplane.

## 3.1.2.6.2 Backplane Procure

3.1.2.6.2.1 Bkpl Procure Manage

## Notes

Engineering and Techncial work to order the backplane. The engineering for this task is performed by Wisconsin base program engineering with no cost to the US CMS Project.

## 3.1.2.6.2.2 Bkpl Parts (Connectors)

### Notes

Cost of connectors for the backplane.

3.1.2.6.2.3 Bkpl Board

### Notes

Cost of the backplane printed circuit board.

## 3.1.2.6.2.4 Bkpl Assembly

Notes

Cost to assemble the backplanes.

3.1.2.6.2.5 2 Bkpl Spares/Preprod

### Notes

Cost to purchase 2 completed spare backplanes. The cost for the first is to provide for a preproduction prototype for verification before full production proceeds. The preproduction prototype will also serve as a spare.

## 3.1.2.6.3 Test Bkpl

Notes

All the effort to test the Regional Calorimeter Trigger Backplanes.

The EDIA cost is based on the experience with production testing of the Zeus Trigger Boards and checked against the full-size prototype backplane already constructed and tested. This is a difficult task. The cost is based on the engineering design of the prototype backplane.

## 3.1.2.7 Clock & Control Card

3.1.2.7.1 Design CCC

Notes

All the effort to design the Regional Calorimeter Trigger Clock and Control Card.

## WBS Task Name

"Design CCC" continued

### Notes

The EDIA costs are based on the boards produced for the Zeus Calorimeter Trigger system and checked against the full-size prototype Clock and Control Card already constructed and tested. Based on the experience with the prototype Clock and Control Card, this is a relatively straightforward task. The cost is based on the engineering design of the prototype Clock and Control Card.

### 3.1.2.7.2 CCC Procure

3.1.2.7.2.1 CCC Procure Manage

### Notes

Engineering and Techncial work to order the clock and control cards. The engineering for this task is performed by Wisconsin base program engineering with no cost to the US CMS Project.

3.1.2.7.2.2 CCC Parts

Notes

Parts cost for the clock and control cards.

3.1.2.7.2.3 CCC Board

### Notes

Printed circuit board cost for the clock and control cards.

#### 3.1.2.7.2.4 CCC Assembly

#### Notes

Assembly costs for the clock and control cards.

### 3.1.2.7.2.5 2 CCC Spares/Preprod

## Notes

Cost to purchase completed spare clock and control cards. The cost for the first is to provide for a preproduction prototype for verification before full production proceeds. The preproduction prototype will also serve as a spare.

## 3.1.2.7.3 Test CCC

## Notes

All the effort to test the Regional Calorimeter Trigger Clock and Control Card.

The EDIA cost is based on the experience with production testing of the Zeus Trigger Boards and checked against the full-size prototype Clock & Control Card already constructed and tested. Based on the experience with the prototype Clock and Control Card, this is a relatively straightforward task. The cost is based on the engineering design of the prototype Clock and Control Card.

## 3.1.2.8 Receiver Card

3.1.2.8.1 Design RC

### Notes

All the effort to design the Regional Calorimeter Trigger Receiver Cards.

The EDIA costs are based on the design of the prototype Receiver Card being manufactured, and the design and manufacture of the Zeus 9U x 400 mm 83 MHz trigger boards. This is a difficult task. The cost is based on modifications to an existing engineering design.

## 3.1.2.8.2 RC Procure

WBS	Task Name
3.1.2.8.2.1	RC Procure Manage
	Notes
	Engineering and Techncial work to order Receiver Cards. The engineering for this task is performed by
	Wisconsin base program engineering with no cost to the US CMS Project.
3.1.2.8.2.2	RC Parts
3.1.2.8.2.2.	1 RC Parts FY99
	Notes
	Parts cost for the Receiver Card in FY99 includes Adder ASIC production.
3.1.2.8.2.2.2	2 RC Parts FY00
	Notes
	Parts cost for the Receiver Card in FY00 includes Phase and BSCAN ASIC production
3.1.2.8.2.2.3	3 RC Parts FY01
	Notes
	Parts cost for the Receiver Card in FY01.
3.1.2.8.2.2.4	4 RC Parts FY02
	Notes
	Parts cost for the Receiver Card in FY02.
3.1.2.8.2.3	RC Board
	Notes
	Printed circuit board cost for the Receiver Card.
3.1.2.8.2.4	RC Assembly
	Notes
	Assembly costs for the Receiver Card.
3.1.2.8.2.5	16 RC Spares/Preprod
	Notes
	Cost to purchase completed spare Receiver Cards. The cost for the first is to provide for a preproduction
	prototype for verification before full production proceeds. The preproduction prototype will also serve as a
	spare.
3.1.2.8.3	Test RC
	Notes
	All the effort to test the Regional Calorimeter Trigger Receiver Cards.
	The EDIA costs are based on experience with the engineering design of the prototype Receiver Card being
	prepared for manufacture, and the production testing of the Zeus 9U x 400 mm 83 MHz trigger boards. Thi is a difficult task.
3.1.2.9	Electron Identification Card
3.1.2.9.1	Design EIC
	Notes

This WBS element includes all the effort to design the Regional Calorimeter Trigger Electron Identification Card.

The EDIA costs are based on the conceptual design of the Electron Identification Card, analysis of the costs of the prototype CMS Regional Calorimeter Receiver and Clock & Control Cards, and the design and

## WBS Task Name

"Design EIC" continued

### Notes

manufacture of the Zeus 9U x 400 mm 83 MHz trigger boards. This is card is less complex than the Receiver Card and will use some of the circuitry developed for the Receiver Card. Therefore this task is of average difficulty.

### 3.1.2.9.2 EIC Procure

3.1.2.9.2.1 EIC Procure Manage

#### Notes

Engineering and Techncial work to order Electron Identification Cards. The engineering for this task is performed by Wisconsin base program engineering with no cost to the US CMS Project.

### 3.1.2.9.2.2 EIC Parts

### Notes

Parts cost for the Electroni Identification Cards.

3.1.2.9.2.2.1 EIC ASICs

Notes

Parts cost for the Electroni Identification Cards.

3.1.2.9.2.2.2 EIC Components

### Notes

Parts cost for the Electron Identification Cards.

### 3.1.2.9.2.3 EIC Board

Notes

Printed circuit board cost for the Electron Identification Card.

3.1.2.9.2.4 EIC Assembly

### Notes

Assembly costs for the Electron Identification Cards.

### 3.1.2.9.2.5 16 EIC Spares/Preprod

### Notes

Cost to purchase completed spare Electron Identificiation Cards. The cost for the first is to provide for a preproduction prototype for verification before full production proceeds. The preproduction prototype will also serve as a spare.

3.1.2.9.3 Test EIC

### Notes

This WBS element includes all the effort to test the Regional Calorimeter Trigger Electron Identification Cards.

The M&S and EDIA costs are based on the conceptual design of the Electron Identification Card, analysis of the costs of the prototype CMS Regional Calorimeter Receiver and Clock & Control Cards, and the design and manufacture of the Zeus 9U x 400 mm 83 MHz trigger boards. This is card is less complex than the Receiver Card and will use some of the circuitry developed for the Receiver Card. Therefore this task is of average difficulty.

## 3.1.2.10 Jet Summary Card

### WBS Task Name

3.1.2.10.1 Design JSC

#### Notes

all the effort to design the Regional Calorimeter Trigger Jet Summary Card.

The M&S costs are based on the conceptual design of the Jet Summary Card, analysis of the costs of the prototype CMS Regional Calorimeter Receiver and Clock & Control Cards, and design and manufacture of Zeus trigger cards. This card is simpler than the Receiver Card and Electron Identification Cards, and it uses much of the circuitry already developed for them. Therefore, it is rated of average difficulty.

### 3.1.2.10.2 JSC Procure

3.1.2.10.2.1 JSC Procure Manage

#### Notes

Engineering and Techncial work to order Jet Summary Cards. The engineering for this task is performed by Wisconsin base program engineering with no cost to the US CMS Project.

### 3.1.2.10.2.2 JSC Parts

Notes

Parts cost for the Jet Summary Cards.

3.1.2.10.2.3 JSC Board

#### Notes

Printed circuit board cost for the Jet Summary Card.

#### 3.1.2.10.2.4 JSC Assembly

#### Notes

Assembly costs for the Jet Summary Card.

3.1.2.10.2.5 2 JSC Spares/Preprod

#### Notes

Cost to purchase completed spare Jet Summary Cards. The cost for the first is to provide for a preproduction prototype for verification before full production proceeds. The preproduction prototype will also serve as a spare.

### 3.1.2.10.3 Test JSC

### Notes

This WBS element includes all the effort to develop, produce, assemble, install and test the Regional Calorimeter Trigger Jet Summary Card.

The M&S and EDIA costs are based on the conceptual design of the Jet Summary Card, analysis of the costs of the prototype CMS Regional Calorimeter Receiver and Clock & Control Cards, and production testing of the Zeus trigger cards. This card is simpler than the Receiver Card and Electron Identification Cards, and it uses much of the circuitry already developed for them. Therefore, it is rated of average difficulty.

#### 3.1.2.11 Cables

### Notes

This WBS element includes all the effort to procure, install and test the Regional Calorimeter Trigger Cables. Each Receiver card sends some of its data off crate at 80 MHz to up to 5 neighboring crates. The 19 crates are located in pairs in a row of 10 adjacent racks. Crate to crate communication is handled by special cables running between the Receiver cards. The maximum amount of information shared between two Receiver cards in different crates is carried on 204 twisted pair (102 in each direction) at 80 MHz.

WBS	Task Name
"Cables" co	ntinued
	Notes
	The amount of cable is based on the number of interchanged signals and the crate layout in the racks in the electronics barracks. The cost for the cable is based on the cost for halogen free twist and flat differential-pair signal cable that carried signals for the Zeus trigger system. This is an easy task and the cables are ordered from a catalog.
3.1.2.12	DAQ Processor
	Notes
	Cost for commercial crate processor to be provided by Lisbon group.
3.1.2.13	Crate Monitor Card
3.1.2.13.1	CMC Procure
	Notes
	Cost for Crate monitor card to be provided by Lisbon group
3.1.2.13.2	2 CMC Spares
	Notes
	Cost for Crate monitor card spares to be provided by Lisbon group
3.1.2.14	Trigger Tests
	Trigger Subsystem Tests
	Notes
	This WBS element includes all the effort to perform Calorimeter Regional Trigger system tests of fully instrumented crates.
	The EDIA costs for testing of the fully instrumented crates are based on the experience in production testin of the Zeus Calorimeter Trigger electronics. This task is difficult, but it has the multiplier of 1.0 for a fixed cost since additional EDIA contingency is available from the DoE base program at U. Wisconsin.
3.1.2.14.2	Trigger System Installation
	Shipping
	Notes
	The M&S for the shipping costs are based on the actual costs per crate of electronics incurred in shipping the Zeus Calorimeter Trigger electronics to DESY.
	Remote Site Commission
	Notes
	The EDIA cost to commission the installation site, install, test, and commission the full Calorimeter Regional Trigger system in the CMS Hall electronics barracks is based on the actual experience in doing similar activities for the Zeus Calorimeter Trigger system at DESY. This
3.1.2.14.2.3	Installation
	Notes
	The EDIA control completion the installation site install test and completion the full Oclarization Deviand

The EDIA cost to commission the installation site, install, test, and commission the full Calorimeter Regional Trigger system in the CMS Hall electronics barracks is based on the actual experience in doing similar activities for the Zeus Calorimeter Trigger system at DESY.

## 3.1.2.15 Trigger Project Management

3.1.2.15.1 Tracking & Reporting

WBS	Task Name
3.1.3	Physicist Activity
3.1.3.1	Muon Trigger
3.1.3.1.1	Simulation
3.1.3.1.2	Software Development
3.1.3.1.3	Testing
3.1.3.1.4	Commissioning
3.1.3.1.5	Management
3.1.3.2	Calorimeter Trigger
3.1.3.2.1	Simulation
3.1.3.2.2	Software Development
3.1.3.2.3	Testing
3.1.3.2.4	Commissioning
3.1.3.2.5	Management
USCMS-B01	DOE/NSF Baseline Review
USCMS-B02	DOE/NSF Project Review